Home Power management Gate drivers Half-bridge drivers
NEW

UCC27302A-Q1

ACTIVE

Automotive, 120V 4A half-bridge driver with 5V UVLO, enable and interlock

UCC27302A-Q1

ACTIVE

Product details

Bootstrap supply voltage (max) (V) 120 Power switch MOSFET Input supply voltage (min) (V) 7 Input supply voltage (max) (V) 17 Peak output current (A) 4.5 Operating temperature range (°C) -40 to 150 Undervoltage lockout (typ) (V) 5 Rating Automotive Propagation delay time (µs) 0.02 Rise time (ns) 7.2 Fall time (ns) 5.5 Iq (mA) 0.001 Input threshold TTL Channel input logic TTL Switch node voltage (V) -20 Features Enable, Integrated bootstrap diode, Interlock, Negative voltage handling TI functional safety category Functional Safety-Capable Driver configuration Dual, Noninverting, TTL compatible
Bootstrap supply voltage (max) (V) 120 Power switch MOSFET Input supply voltage (min) (V) 7 Input supply voltage (max) (V) 17 Peak output current (A) 4.5 Operating temperature range (°C) -40 to 150 Undervoltage lockout (typ) (V) 5 Rating Automotive Propagation delay time (µs) 0.02 Rise time (ns) 7.2 Fall time (ns) 5.5 Iq (mA) 0.001 Input threshold TTL Channel input logic TTL Switch node voltage (V) -20 Features Enable, Integrated bootstrap diode, Interlock, Negative voltage handling TI functional safety category Functional Safety-Capable Driver configuration Dual, Noninverting, TTL compatible
HSOIC (DDA) 8 29.4 mm² 4.9 x 6 SOIC (D) 8 29.4 mm² 4.9 x 6 VSON (DRC) 10 9 mm² 3 x 3
  • Drives two N-channel MOSFETs in half-bridge configuration
  • AEC-Q100 qualified for automotive applications:
    • Device temperature grade 1
  • –40°C to +150°C junction temperature range
  • 120V abs max voltage on HB pin
  • 3.7A source, 4.5A sink output currents
  • 7V to 17V VDD operating range (20V abs max) with UVLO
  • –(28–VDD)V abs max negative transient tolerance on HS pin (<100ns pulse)
  • –10V to +20V abs max input pins tolerance, independent of supply voltage range (TTL compatible)
  • Switching parameters:
    • 20ns typical propagation delay times
    • 7.2ns rise and 5.5ns fall time with 1000pF load
    • 4ns typical delay matching
  • Integrated bootstrap diode
  • Input interlock
  • Enable/disable functionality with low current consumption (3µA typical) when disabled (DRC package only)
  • Functional Safety-Capable
  • Drives two N-channel MOSFETs in half-bridge configuration
  • AEC-Q100 qualified for automotive applications:
    • Device temperature grade 1
  • –40°C to +150°C junction temperature range
  • 120V abs max voltage on HB pin
  • 3.7A source, 4.5A sink output currents
  • 7V to 17V VDD operating range (20V abs max) with UVLO
  • –(28–VDD)V abs max negative transient tolerance on HS pin (<100ns pulse)
  • –10V to +20V abs max input pins tolerance, independent of supply voltage range (TTL compatible)
  • Switching parameters:
    • 20ns typical propagation delay times
    • 7.2ns rise and 5.5ns fall time with 1000pF load
    • 4ns typical delay matching
  • Integrated bootstrap diode
  • Input interlock
  • Enable/disable functionality with low current consumption (3µA typical) when disabled (DRC package only)
  • Functional Safety-Capable

The UCC27302A-Q1 is a robust gate driver designed to drive two N-channel MOSFETs in a half-bridge or synchronous buck configuration with an absolute maximum bootstrap voltage of 120V. Its 3.7A peak source and 4.5A peak sink current capability allows the UCC27302A-Q1 to drive large power MOSFETs with minimized switching losses during the transition through the Miller Plateau. The switching node (HS pin) can handle negative transient voltage, which allows the high-side channel to be protected from inherent negative voltages caused by parasitic inductance and stray capacitance.

The inputs are independent of supply voltage and are able to withstand -10V and +20V absolute maximum ratings. The low-side and high-side gate drivers are matched to 4ns between the turn on and turn off of each other and are controlled throught the LI and HI input pins respectively. However, the input interlock logic will turn both driver outputs low whenever both LI and HI inputs are high at the same time. An on-chip 120V rated bootstrap diode eliminates the need to add discrete bootstrap diodes. Undervoltage lockout (UVLO) is provided for both the high-side and the low-side drivers which provides symmetric turn on and turn off behavior and forces the outputs low if the drive voltage is below the specified threshold.

The UCC27302A-Q1 is a robust gate driver designed to drive two N-channel MOSFETs in a half-bridge or synchronous buck configuration with an absolute maximum bootstrap voltage of 120V. Its 3.7A peak source and 4.5A peak sink current capability allows the UCC27302A-Q1 to drive large power MOSFETs with minimized switching losses during the transition through the Miller Plateau. The switching node (HS pin) can handle negative transient voltage, which allows the high-side channel to be protected from inherent negative voltages caused by parasitic inductance and stray capacitance.

The inputs are independent of supply voltage and are able to withstand -10V and +20V absolute maximum ratings. The low-side and high-side gate drivers are matched to 4ns between the turn on and turn off of each other and are controlled throught the LI and HI input pins respectively. However, the input interlock logic will turn both driver outputs low whenever both LI and HI inputs are high at the same time. An on-chip 120V rated bootstrap diode eliminates the need to add discrete bootstrap diodes. Undervoltage lockout (UVLO) is provided for both the high-side and the low-side drivers which provides symmetric turn on and turn off behavior and forces the outputs low if the drive voltage is below the specified threshold.

Download View video with transcript Video

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

UCC27288EVM — UCC27288 100-V, 3-A, 8-V UVLO half-bridge gate driver evaluation module

UCC27288EVM is designed for evaluating UCC27288D, which is a 100-V half bridge gate driver with 2.5-A peak source current and 3.5-A peak sink current capability. This EVM serves as a reference design for driving power MOSFETs with up to 20-V drive voltage.
User guide: PDF
Not available on TI.com
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins CAD symbols, footprints & 3D models
HSOIC (DDA) 8 Ultra Librarian
SOIC (D) 8 Ultra Librarian
VSON (DRC) 10 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos