PLLATINUMSIM-SW — PLLatinum Sim Tool
PLLATINUMSIM-SW is a simulation tool that allows users to create detailed designs and simulations of our PLLatinum™ integrated circuits, which include the LMX series of phase-locked loops (PLLs) and synthesizers.
The CDCLVP111-SEP clock driver distributes one differential clock pair of LVPECL input, (CLK0, CLK1) to ten pairs of differential LVPECL clock (Q0, Q9) outputs with minimum skew for clock distribution. The CDCLVP111-SEP can accept two clock sources into an input multiplexer. The CDCLVP111-SEP is specifically designed for driving 50Ω transmission lines. When an output pin is not used, leaving the pin open is recommended to reduce power consumption. If only one of the output pins from a differential pair is used, the other output pin must be identically terminated to 50Ω.
The VBB reference voltage output is used if single-ended input operation is required. In this case, the VBB pin must be connected to CLK0 and bypassed to GND using a 10nF capacitor.
For high-speed performance, the differential mode is strongly recommended.
The CDCLVP111-SEP is characterized for operation from –55°C to 125°C.
| Type | Title | Date | ||
|---|---|---|---|---|
| * | Data sheet | CDCLVP111-SEP Low-Voltage 1:10 LVPECL With Selectable Input Clock Driver datasheet | PDF | HTML | 18 Sep 2025 |
| * | Radiation & reliability report | CDCLVP111-SEP Single-Event Effects (SEE) Radiation Report | PDF | HTML | 24 Sep 2025 |
| * | Radiation & reliability report | CDCLVP111-SEP Production Flow and Reliability Report | 22 Aug 2025 | |
| Certificate | CDCLVP111SEPEVM EU Declaration of Conformity (DoC) | 22 Aug 2025 | ||
| Selection guide | TI Space Products (Rev. K) | 04 Apr 2025 |
For additional terms or required resources, click any title below to view the detail page where available.
PLLATINUMSIM-SW is a simulation tool that allows users to create detailed designs and simulations of our PLLatinum™ integrated circuits, which include the LMX series of phase-locked loops (PLLs) and synthesizers.
| Package | Pins | CAD symbols, footprints & 3D models |
|---|---|---|
| HLQFP (VFP) | 32 | Ultra Librarian |
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.
PLLatinum Sim User's Guide
PLLatinum Sim software manifest
PLLatinum Sim 1.6.9 includes the ability to manually specify points on a phase noise curve (for VCOs or other devices that do not fit the standard three-point model), and as a result the phase noise estimation for many devices which use a BAW VCO is greatly improved. Also includes a bugfix for cascading noise inputs.