Home Clocks & timing Clock buffers
Home
Clocks & timing
Clock buffers

CDCLVC1310

ACTIVE

Universal input, 10-output low impedance LVCMOS buffer

Order now
Data sheet

CDCLVC1310

ACTIVE
Data sheet Order now

Product details

Number of outputs 10 Additive RMS jitter (typ) (fs) 25 Core supply voltage (V) 2.5, 3.3 Output supply voltage (V) 1.5, 1.8, 2.5, 3.3 Output skew (ps) 50 Operating temperature range (°C) -40 to 85 Rating Catalog Output type LVCMOS Input type HCSL, LVCMOS, LVDS, LVPECL, SSTL, XTAL
Number of outputs 10 Additive RMS jitter (typ) (fs) 25 Core supply voltage (V) 2.5, 3.3 Output supply voltage (V) 1.5, 1.8, 2.5, 3.3 Output skew (ps) 50 Operating temperature range (°C) -40 to 85 Rating Catalog Output type LVCMOS Input type HCSL, LVCMOS, LVDS, LVPECL, SSTL, XTAL
VQFN (RHB) 32 25 mm² (5 mm × 5 mm)
  • High-Performance Crystal Buffer With Ultralow Noise
    Floor of –169 dBc/Hz
  • Additive Phase Noise/Jitter Performance Is
    25 fsRMS (Typ.)
  • Level Translation With 3.3-V or 2.5-V Core and
    3.3-V, 2.5-V, 1.8-V, or 1.5-V Output Supply
  • Device inputs consist of primary, secondary,
    and crystal inputs, and manually selectable
    (through pins) using the input MUX. The primary
    and secondary inputs can accept LVPECL, LVDS,
    HCSL, SSTL or LVCMOS signals and crystal input.
    • Crystal Frequencies Supported Are From
      8 MHz to 50 MHz
    • Differential and Single-Ended Input Frequencies
      Supported Are up to 200 MHz
  • 10 Single-Ended LVCMOS Outputs. The outputs can
    operate at 1.5-V, 1.8-V, 2.5-V or 3.3-V
    Power-Supply Voltage.
    • LVCMOS Outputs Operate up to 200 MHz
    • Output Skew Is 30 ps (Typical)
    • Total Propagation Delay Is 2 ns (Typical)
    • Synchronous and Glitch-Free Output Enable Is
      Available
  • Offered in QFN-32 5-mm × 5-mm Package With
    Industrial Temperature Range of –40°C to 85°C
  • Can Overdrive Crystal Input With LVCMOS Signal up to 50 MHz
  • High-Performance Crystal Buffer With Ultralow Noise
    Floor of –169 dBc/Hz
  • Additive Phase Noise/Jitter Performance Is
    25 fsRMS (Typ.)
  • Level Translation With 3.3-V or 2.5-V Core and
    3.3-V, 2.5-V, 1.8-V, or 1.5-V Output Supply
  • Device inputs consist of primary, secondary,
    and crystal inputs, and manually selectable
    (through pins) using the input MUX. The primary
    and secondary inputs can accept LVPECL, LVDS,
    HCSL, SSTL or LVCMOS signals and crystal input.
    • Crystal Frequencies Supported Are From
      8 MHz to 50 MHz
    • Differential and Single-Ended Input Frequencies
      Supported Are up to 200 MHz
  • 10 Single-Ended LVCMOS Outputs. The outputs can
    operate at 1.5-V, 1.8-V, 2.5-V or 3.3-V
    Power-Supply Voltage.
    • LVCMOS Outputs Operate up to 200 MHz
    • Output Skew Is 30 ps (Typical)
    • Total Propagation Delay Is 2 ns (Typical)
    • Synchronous and Glitch-Free Output Enable Is
      Available
  • Offered in QFN-32 5-mm × 5-mm Package With
    Industrial Temperature Range of –40°C to 85°C
  • Can Overdrive Crystal Input With LVCMOS Signal up to 50 MHz

The CDCLVC1310 is a highly versatile, low-jitter, low-power clock fanout buffer which can distribute to ten low-jitter LVCMOS clock outputs from one of three inputs, whose primary and secondary inputs can feature differential or single-ended signals and crystal input. Such a buffer is good for use in a variety of mobile and wired infrastructure, data communication, computing, low-power medical imaging, and portable test and measurement applications. When the input is an illegal level, the output is at a defined state. One can set the core to 2.5 V or 3.3 V, and output to 1.5 V, 1.8 V, 2.5 V or 3.3 V. Pin programming easily configures the CDCLVC1310. The overall additive jitter performance is 25 fsRMS (typical). The CDCLVC1310 comes in a small 32-pin 5-mm × 5-mm QFN package.

The CDCLVC1310 is a highly versatile, low-jitter, low-power clock fanout buffer which can distribute to ten low-jitter LVCMOS clock outputs from one of three inputs, whose primary and secondary inputs can feature differential or single-ended signals and crystal input. Such a buffer is good for use in a variety of mobile and wired infrastructure, data communication, computing, low-power medical imaging, and portable test and measurement applications. When the input is an illegal level, the output is at a defined state. One can set the core to 2.5 V or 3.3 V, and output to 1.5 V, 1.8 V, 2.5 V or 3.3 V. Pin programming easily configures the CDCLVC1310. The overall additive jitter performance is 25 fsRMS (typical). The CDCLVC1310 comes in a small 32-pin 5-mm × 5-mm QFN package.
filter Find other Clock buffers
Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Similar functionality to the compared device.
LMK00101 ACTIVE Ultra-low jitter LVCMOS fanout buffer/level translator with universal input and 10 outputs Ultra-low Jitter LVCMOS Fanout Buffer/Level Translator
CDCVF2310 ACTIVE High performance 1:10 clock buffer for general purpose applications with support up to 105C High Performance 1:10 LVCMOS Clock Buffer

Technical documentation

No results found. Please clear your search and try again.
View all 4
Top documentation Type Title Format options Date
* Data sheet Ten-Output Low-Jitter Low-Power Clock Buffer and Level Translator datasheet (Rev. E) Jan 6, 2014
Application note Crystal Oscillator Performance of the CDCLVC1310 Aug 9, 2012
Application note Phase Noise Performance of CDCLVC1310 Jan 26, 2012
User guide 10-Output Low Jitter Low Power Differential to LVCMOS Clock Buffer - Evaluation Nov 29, 2011

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

CDCLVC1310-EVM — CDCLVC1310 Evaluation Module

The CDCLVC1310 is a highly versatile, low jitter and low power clock fan out buffer, which distributes up to ten low jitter LVCMOS clock outputs. The clock is derived from one of three inputs, whose primary and secondary inputs feature differential or single-ended signals and the third input is a (...)

Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Simulation model

CDCLVC1310 IBIS Model

SCAM053.ZIP (127 KB) - IBIS model
Supported products & hardware
Design tool

CLOCK-TREE-ARCHITECT — Clock tree architect programming software

Clock tree architect is a clock tree synthesis tool that streamlines your design process by generating clock tree solutions based on your system requirements. The tool pulls data from an extensive database of clocking products to generate a system-level multi-chip clocking solution.

Supported products & hardware
Design tool

PLLATINUMSIM-SW — PLL loop filter, phase noise, lock time, and spur simulation tool

PLLATINUMSIM-SW is a simulation tool that allows users to create detailed designs and simulations of our PLLatinum™ integrated circuits, which include the LMX series of phase-locked loops (PLLs) and synthesizers.

Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
VQFN (RHB) 32 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos