DS320PR1601
- 16-lane linear redriver supporting PCIe 5.0, CXL 2.0, CCIX , and UPI 2.0
- Supports data rates up to 32-Gbps
- Intel retimer common footprint compatible
- 64 integrated AC coupling capacitors on Tx pins inside package saving board space
- CTLE boosts of 21 dB at 16 GHz
- Ultra-low latency of 130 ps
- Low additive random jitter of 50 fs for PRBS data
- Single 3.3 V supply
- Low active power of 164 mW/channel
- I 2C/SMBus or EEPROM programming
- Automatic receiver detection for PCIe use cases
- Seamless support for PCIe link training
- Internal voltage regulator provides immunity to supply noise
- Support for x4, x8, x16 bus width
- 8.90 mm × 22.80 mm BGA package
The DS320PR1601 is a 32-channel (16-channel in each direction) or x16 (16-lane) low-power high-performance linear repeater or redriver designed to support PCIe 5.0, CXL 2.0, UPI 2.0 and other interfaces up to 32 Gbps.
The DS320PR1601 receivers deploy continuous time linear equalizers (CTLE) to provide a programmable high-frequency boost. The equalizer can open an input eye that is completely closed due to inter-symbol interference (ISI) induced by an interconnect medium, such as PCB traces. The CTLE receiver is followed by a linear output driver. The linear datapaths of DS320PR1601 preserves transmit preset signal characteristics. The linear redriver becomes part of the passive channel that as a whole get link trained for best transmit and receive equalization settings. This transparency in the link training protocol results in best electrical link and lowest possible latency. Low channel-channel cross-talk, low additive jitter and excellent return loss makes the device almost a passive element in the link, but with its equalization.
.
.

Request more information
The IBIS model and other design resources are available. Request now
Similar products you might be interested in
Similar functionality to the compared device
Technical documentation
Type | Title | Date | ||
---|---|---|---|---|
* | Data sheet | DS320PR1601 32 Gbps 16 Lane PCIe 5.0, CXL 2.0 Linear Redriver datasheet | PDF | HTML | 22 Jun 2023 |
Application note | How to Tune TI PCIe Gen5 Redrivers (Rev. A) | PDF | HTML | 30 Dec 2024 | |
Application note | Understanding TI PCIe Redriver Equalization | PDF | HTML | 02 Jul 2024 | |
Application note | Eye Scan With TI PCI-Express Gen5.0 Redrivers (Rev. A) | PDF | HTML | 16 Jan 2024 | |
User guide | DS160PR1601 and DS320PR1601 Programming Guide (Rev. A) | PDF | HTML | 20 Jun 2023 | |
Application note | High-Speed PCB Layout for PCIe Gen 5 | PDF | HTML | 20 Jun 2023 | |
EVM User's guide | DS320PR1601-RSC-EVM User's Guide (Rev. A) | PDF | HTML | 26 Jan 2023 | |
Certificate | DS320PR1601RSC-EVM EU Declaration of Conformity (DoC) | 23 Apr 2021 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.
DS320PR1601RSCEVM — DS320PR1601 32-channel PCIe® 5.0 linear redriver evaluation module
SIGCONARCHITECT3-WRTE — Texas Instruments SigCon Architect EVM GUI v3 Setup with RTE
Supported products & hardware
Products
Ethernet retimers, redrivers & mux-buffers
PCIe, SAS & SATA ICs
Hardware development
Evaluation board
Software
GUI for evaluation module (EVM)
PSPICE-FOR-TI — PSpice® for TI design and simulation tool
TINA-TI — SPICE-based analog simulation program
Package | Pins | CAD symbols, footprints & 3D models |
---|---|---|
NFBGA (ZDG) | 354 | Ultra Librarian |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
- Fab location
- Assembly location
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.