产品详情

Sample rate (max) (Msps) 1500 Resolution (Bits) 16 Number of input channels 4 Interface type JESD204B, JESD204C Analog input BW (MHz) 1800 Features Bypass Mode, Decimating Filter, Differential Inputs, High Dynamic Range, High Performance, Internal Reference, Low power Rating Catalog Peak-to-peak input voltage range (V) 1.4 Power consumption (typ) (mW) 4400 SNR (dB) 72.1 ENOB (Bits) 11.8 SFDR (dB) 68 Operating temperature range (°C) -40 to 105 Input buffer Yes
Sample rate (max) (Msps) 1500 Resolution (Bits) 16 Number of input channels 4 Interface type JESD204B, JESD204C Analog input BW (MHz) 1800 Features Bypass Mode, Decimating Filter, Differential Inputs, High Dynamic Range, High Performance, Internal Reference, Low power Rating Catalog Peak-to-peak input voltage range (V) 1.4 Power consumption (typ) (mW) 4400 SNR (dB) 72.1 ENOB (Bits) 11.8 SFDR (dB) 68 Operating temperature range (°C) -40 to 105 Input buffer Yes
FCCSP (ANH) 289 190.44 mm² 13.8 x 13.8
  • 16-bit, quad channel 1.5GSPS ADC
  • Noise spectral density: -163.7dBFS/Hz
  • Thermal Noise: 75.6dBFS
  • Noise figure: 14.4dB
  • Single core (non-interleaved) ADC architecture
  • Aperture jitter: 40fs
  • Buffered analog inputs
  • Input fullscale: 1.44Vpp (4.1dBm)
  • Full power input bandwidth (-3dB): 1.8GHz
  • Ultra-low close-in residual phase noise:
    • −140dBc/Hz at 10kHz offset at 1GHz
  • Spectral performance (fIN = 1GHz, -1dBFS):
    • SNRflat: 72.1dBFS
    • HD2,3: 68dBc
    • Non HD2,3: 93dBFS
  • 96-tap/ch programmable FIR equalizer filter
  • 12-bit Fractional delay filter
  • Digital down-converters (DDCs)
    • Up to 8 DDC
    • Complex output: /2, /3, /4, /5 to /32768 decimation
    • 48-bit NCO phase coherent frequency hopping
    • Fast frequency hopping: < 1µs
  • JESD204B/C serial data interface
    • Maximum lane rate: 24.75Gbps
  • Code error rate (CER): 1E-15 errors/sample
  • Power consumption: 1.1W/channel (1.5GSPS)
  • 16-bit, quad channel 1.5GSPS ADC
  • Noise spectral density: -163.7dBFS/Hz
  • Thermal Noise: 75.6dBFS
  • Noise figure: 14.4dB
  • Single core (non-interleaved) ADC architecture
  • Aperture jitter: 40fs
  • Buffered analog inputs
  • Input fullscale: 1.44Vpp (4.1dBm)
  • Full power input bandwidth (-3dB): 1.8GHz
  • Ultra-low close-in residual phase noise:
    • −140dBc/Hz at 10kHz offset at 1GHz
  • Spectral performance (fIN = 1GHz, -1dBFS):
    • SNRflat: 72.1dBFS
    • HD2,3: 68dBc
    • Non HD2,3: 93dBFS
  • 96-tap/ch programmable FIR equalizer filter
  • 12-bit Fractional delay filter
  • Digital down-converters (DDCs)
    • Up to 8 DDC
    • Complex output: /2, /3, /4, /5 to /32768 decimation
    • 48-bit NCO phase coherent frequency hopping
    • Fast frequency hopping: < 1µs
  • JESD204B/C serial data interface
    • Maximum lane rate: 24.75Gbps
  • Code error rate (CER): 1E-15 errors/sample
  • Power consumption: 1.1W/channel (1.5GSPS)

The ADC34RF72 is a 16-bit, 1.5GSPS (non-interleaved), quad channel analog to digital converter (ADC). The device is designed for the highest signal-to-noise ratio (SNR) and delivers a noise spectral density of −163.7dBFS/Hz. Using internal averaging modes, the NSD can be improved to as low as -168.7dBFS/Hz. The buffered analog inputs support a programmable internal termination impedance of 50, 100, 200Ω with a full power input bandwidth of 1.8GHz (−3dB).

The device includes several digital processing features such as a 96-tap/ch programmable FIR filter for equalization, a 12-bit fractional delay filter as well as multiple digital down converters (DDCs). There are eight DDCs supporting decimation factors of /2, /3 and /5 up to /32768. The 48-bit NCOs support phase coherent frequency hopping.

The ADC34RF72 supports the JESD204B/C serial data interface with interface rates up to 24.75Gbps. The power efficient ADC architecture consumes 1.1W/ch at 1.5GSPS and provides power scaling with lower sampling rates.

The ADC34RF72 is a 16-bit, 1.5GSPS (non-interleaved), quad channel analog to digital converter (ADC). The device is designed for the highest signal-to-noise ratio (SNR) and delivers a noise spectral density of −163.7dBFS/Hz. Using internal averaging modes, the NSD can be improved to as low as -168.7dBFS/Hz. The buffered analog inputs support a programmable internal termination impedance of 50, 100, 200Ω with a full power input bandwidth of 1.8GHz (−3dB).

The device includes several digital processing features such as a 96-tap/ch programmable FIR filter for equalization, a 12-bit fractional delay filter as well as multiple digital down converters (DDCs). There are eight DDCs supporting decimation factors of /2, /3 and /5 up to /32768. The 48-bit NCOs support phase coherent frequency hopping.

The ADC34RF72 supports the JESD204B/C serial data interface with interface rates up to 24.75Gbps. The power efficient ADC architecture consumes 1.1W/ch at 1.5GSPS and provides power scaling with lower sampling rates.

下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 1
类型 标题 下载最新的英语版本 日期
* 数据表 ADC34RF72 Quad Channel 16-bit 1.5GSPS RF Sampling Data Converter 数据表 PDF | HTML 2025年 8月 12日

设计和开发

如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。

评估板

ADC34RF72EVM — ADC3xRF72 评估模块

ADC3xRF72EVM 评估模块 (EVM) 用于评估 ADC34RF7x 系列高速模数转换器 (ADC)。ADC3xRF72EVM 组装了一个 ADC3xRF72。ADC3xRF72 是一款具有 JESD 接口的 16 位四通道 ADC,可在高达 1.5GSPS 的采样率下运行。ADC3xRF72EVM 可用于评估所有器件速度等级和通道数量。
用户指南: PDF | HTML
TI.com 上无现货
模拟工具

PSPICE-FOR-TI — PSpice® for TI 设计和仿真工具

PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用,包括业内超大的模型库之一,涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。 

在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
封装 引脚 CAD 符号、封装和 3D 模型
FCCSP (ANH) 289 Ultra Librarian

订购和质量

包含信息:
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息:
  • 制造厂地点
  • 封装厂地点

推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

支持和培训

视频