Home Logic & voltage translation Logic gates NAND gates
Home
Logic & voltage translation
Logic gates
NAND gates

SN74HC03

ACTIVE

4-ch, 2-input, 2-V to 6-V 5.2 mA drive strength NAND gate with open-drain outputs

Order now
Data sheet

SN74HC03

ACTIVE
Data sheet Order now

Product details

Technology family HC Number of channels 4 Inputs per channel 2 IOL (max) (mA) 5.2 IOH (max) (mA) 0 Input type Standard CMOS Output type Open-drain Features High speed (tpd 10-50ns) Data rate (max) (Mbps) 28 Rating Catalog Operating temperature range (°C) -40 to 85
Technology family HC Number of channels 4 Inputs per channel 2 IOL (max) (mA) 5.2 IOH (max) (mA) 0 Input type Standard CMOS Output type Open-drain Features High speed (tpd 10-50ns) Data rate (max) (Mbps) 28 Rating Catalog Operating temperature range (°C) -40 to 85
PDIP (N) 14 181.42 mm² (19.3 mm × 9.4 mm) TSSOP (PW) 14 32 mm² (5 mm × 6.4 mm) SOIC (D) 14 51.9 mm² (8.65 mm × 6 mm) SOP (NS) 14 79.56 mm² (10.2 mm × 7.8 mm)
  • Wide Operating Voltage Range: 2 V to 6 V
  • Outputs Can Drive Up To 10 LSTTL Loads
  • Low Power Consumption, 20-µA Maximum ICC
  • Typical tpd = 8 ns at 5 V
  • ±4-mA Output Drive at 5 V
  • Low Input Current of 1 µA
  • Wide Operating Voltage Range: 2 V to 6 V
  • Outputs Can Drive Up To 10 LSTTL Loads
  • Low Power Consumption, 20-µA Maximum ICC
  • Typical tpd = 8 ns at 5 V
  • ±4-mA Output Drive at 5 V
  • Low Input Current of 1 µA

This device contains four independent 2-input NAND Gates with open-drain outputs. Each gate performs the Boolean function Y = A ● B in positive logic.

This device contains four independent 2-input NAND Gates with open-drain outputs. Each gate performs the Boolean function Y = A ● B in positive logic.
filter Find other NAND gates
Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device.
CD4081B ACTIVE 4-ch 2-input 3-V to 18-V AND gate Voltage range 3V to 18V, average propagation delay 130ns
CD74HCT03 ACTIVE 4-ch, 2-input, 4.5-V to 5.5-V NAND gates with TTL-compatible CMOS inputs and open-drain outputs Voltage range 4.5V to 5.5V, average propagation delay 22ns, average drive strength 4mA
CD4093B ACTIVE 4-ch, 2-input, 3-V to 18-V NAND gates with Schmitt-Trigger inputs Voltage range 3V to 18V, average propagation delay 130ns
CD4011B ACTIVE 4-ch, 2-input, 3-V to 18-V NAND gates Voltage range 3V to 18V, average propagation delay 130ns
CD4001B ACTIVE 4-ch, 2-input, 3-V to 18-V NOR gates Voltage range 3V to 18V, average propagation delay 130ns

Technical documentation

No results found. Please clear your search and try again.
View all 1
Top documentation Type Title Format options Date
* Data sheet SNx4HC03 Quadruple 2-Input NAND Gates with Open-Drain Outputs datasheet (Rev. F) PDF | HTML Apr 30, 2021

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin D, DB, DGV, DW, DYY, NS and PW packages

The 14-24-LOGIC-EVM evaluation module (EVM) is designed to support any logic device that is in a 14-pin to 24-pin D, DW, DB, NS, PW, DYY or DGV package,

User guide: PDF | HTML
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Simulation model

SN74HC03 Behavioral SPICE Model

SCLM233.ZIP (6 KB) - PSpice model
Supported products & hardware
Reference design

TIDM-MINI-DC — Data Concentrator Reference Design for Smaller AMI Networks Reduces Infrastructure Cost

The TIDM-MINI-DC reference design implements a light-weight powerline communication (PLC) data concentrator (DC) solution integrated with an Ethernet repeater feature. A power grid network is static, which means that once end-nodes are installed the number of nodes to be supported by a DC is (...)
Supported products & hardware
Reference design

TIDM-SERVODRIVE — Industrial Servo Drive and AC Inverter Drive Reference Design

The DesignDRIVE Development Kit is a reference design for a complete industrial drive directly connecting to a three phase ACI or PMSM motor. Many drive topologies can be created from the combined control, power and communications technologies included on this single platform.  Includes (...)

Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
PDIP (N) 14 Ultra Librarian
TSSOP (PW) 14 Ultra Librarian
SOIC (D) 14 Ultra Librarian
SOP (NS) 14 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos