Home Logic & voltage translation Flip-flops, latches & registers D-type flip-flops
Home
Logic & voltage translation
Flip-flops, latches & registers
D-type flip-flops

CD74ACT74

ACTIVE

Dual Positive-Edge-Triggered D-Type Flip-Flops with Set and Reset

Order now
Data sheet

CD74ACT74

ACTIVE
Data sheet Order now

Product details

Number of channels 2 Technology family ACT Input type TTL-Compatible CMOS Output type Push-Pull Clock frequency (max) (MHz) 97 IOL (max) (mA) 24 IOH (max) (mA) -24 Supply current (max) (µA) 40 Features Balanced outputs, Positive input clamp diode, Very high speed (tpd 5-10ns) Operating temperature range (°C) -55 to 125 Rating Catalog
Number of channels 2 Technology family ACT Input type TTL-Compatible CMOS Output type Push-Pull Clock frequency (max) (MHz) 97 IOL (max) (mA) 24 IOH (max) (mA) -24 Supply current (max) (µA) 40 Features Balanced outputs, Positive input clamp diode, Very high speed (tpd 5-10ns) Operating temperature range (°C) -55 to 125 Rating Catalog
SOIC (D) 14 51.9 mm² (8.65 mm × 6 mm) PDIP (N) 14 181.42 mm² (19.3 mm × 9.4 mm)
  • Inputs are TTL-voltage compatible
  • Speed of bipolar F, AS, and S, with significantly reduced power consumption
  • Balanced propagation delays
  • ±24mA output drive current
    • Fanout to 15 F devices
  • SCR-latchup-resistant CMOS process and circuit design
  • Exceeds 2kV ESD protection per MIL-STD-883, method 3015
  • Inputs are TTL-voltage compatible
  • Speed of bipolar F, AS, and S, with significantly reduced power consumption
  • Balanced propagation delays
  • ±24mA output drive current
    • Fanout to 15 F devices
  • SCR-latchup-resistant CMOS process and circuit design
  • Exceeds 2kV ESD protection per MIL-STD-883, method 3015

The ’ACT74 dual positive-edge-triggered devices are D-type flip-flops.

The ’ACT74 dual positive-edge-triggered devices are D-type flip-flops.
filter Find other D-type flip-flops
Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device.
CD74HCT74 ACTIVE High Speed CMOS Logic Dual Positive-Edge-Triggered D Flip-Flops with Set and Reset Voltage range 4.5V to 5.5V, average propagation delay 22ns, average drive strength 4mA
SN74HCT74 ACTIVE Dual D-Type Positive-Edge-Triggered Flip-Flops With Clear and Preset Voltage range 4.5V to 5.5V, average propagation delay 22ns, average drive strength 4mA

Technical documentation

No results found. Please clear your search and try again.
View all 2
Top documentation Type Title Format options Date
* Data sheet CDx4ACT74 Dual Positive-Edge-Triggered D-type Flip-flops with Clear and Preset datasheet (Rev. A) PDF | HTML Jul 31, 2024
Application note Power-Up Behavior of Clocked Devices (Rev. B) PDF | HTML Dec 15, 2022

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin D, DB, DGV, DW, DYY, NS and PW packages

The 14-24-LOGIC-EVM evaluation module (EVM) is designed to support any logic device that is in a 14-pin to 24-pin D, DW, DB, NS, PW, DYY or DGV package,

User guide: PDF | HTML
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Package Pins CAD symbols, footprints & 3D models
SOIC (D) 14 Ultra Librarian
PDIP (N) 14 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos