All trademarks are the property of their respective owners.
The LMH0034 SMPTE 292M / 259M adaptive cable equalizer is a monolithic integrated circuit for equalizing data transmitted over cable (or any media with similar dispersive loss characteristics). The equalizer operates over a wide range of data rates from 125 Mbps to 1.485 Gbps and supports SMPTE 292M, SMPTE 344M and SMPTE 259M.
The LMH0034 implements DC restoration to correctly handle pathological data conditions. DC restoration can be bypassed for low data rate applications. The equalizer is flexible in allowing either single-ended or differential input drive.
Additional features include a combined carrier detect and output mute pin which mutes the output when no signal is present. A programmable mute reference is used to mute the output at a selectable level of signal degradation. A cable length indicator is provided to determine the amount of cable being equalized.
| Top documentation | Type | Title | Format options | Date |
|---|---|---|---|---|
| * | Data sheet | LMH0034 SMPTE 292M / 259M Adaptive Cable Equalizer datasheet (Rev. H) | Apr 15, 2013 | |
| Selection guide | Broadcast and Professional Video Interface Solutions (Rev. E) | PDF | HTML | Apr 5, 2017 | |
| Application note | AN-2145 Power Considerations for SDI Products (Rev. B) | Apr 26, 2013 | ||
| Application note | AN-2146 Power Design for SDI and Other Noise-Sensitive Devices (Rev. A) | Apr 26, 2013 | ||
| Application note | AN-1372 LMH0034 PCB Layout Techniques (Rev. B) | Apr 26, 2013 | ||
| Application note | AN-1943 Understanding Serial Digital Video Bit Rates (Rev. A) | Apr 26, 2013 | ||
| User guide | SD034EVK User's Guide | Jun 27, 2012 | ||
| Application note | High-Speed Board Layout Challenges in FPGA/SDI Sub-Systems | Nov 12, 2009 | ||
| Application note | Timing is Everything Çô The Broadcast Video Signal Path | Aug 2, 2007 | ||
| Design guide | Broadcast Video Owner's Manual | Nov 17, 2006 |
For additional terms or required resources, click any title below to view the detail page where available.
This verified reference design is a complete four channel SDI aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous HD-SDI sources together into one 5.94 Gbps serial link. The serial data is transferred via copper or optical fiber where a second TLK10022 is (...)
| Package | Pins | CAD symbols, footprints & 3D models |
|---|---|---|
| SOIC (D) | 16 | Ultra Librarian |
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.