All other trademarks are the property of their respective owners.
Fabricated using the BiCom-II process, the THS4281 is a low-power, rail-to-rail input and output, voltage-feedback operational amplifier designed to operate over a wide power-supply range of 2.7-V to 15-V single supply, and ±1.35-V to ±7.5-V dual supply. Consuming only 750 µA with a unity gain bandwidth of 90 MHz and a high 35-V/µs slew rate, the THS4281 allows portable or other power-sensitive applications to realize high performance with minimal power. To ensure long battery life in portable applications, the quiescent current is trimmed to be less than 900 µA at +25°C, and 1 mA from –40°C to +85°C.
The THS4281 is a true single-supply amplifier with a specified common-mode input range of 400 mV beyond the rails. This allows for high-side current sensing applications without phase reversal concerns. Its output swings to within 40 mV from the rails with 10-kΩ loads, and 150 mV from the rails with 1-kΩ loads.
The THS4281 has a good 0.1% settling time of 78 ns, and 0.01% settling time of 150 ns. The low THD of –87 dBc at 100 kHz, coupled with a maximum offset voltage of less than 2.5 mV, makes the THS4281 a good match for high-resolution ADCs sampling less than 2 MSPS.
The THS4281 is offered in a space-saving SOT23-5 package, a small MSOP-8 package, and the industry standard SOIC-8 package.
| Top documentation | Type | Title | Format options | Date |
|---|---|---|---|---|
| * | Data sheet | THS4281 Very Low-Power, High-Speed, Rail-to-Rail Input and Output Voltage-Feedback Operational Amplifier datasheet (Rev. B) | PDF | HTML | Oct 30, 2015 |
| E-book | The Signal e-book: A compendium of blog posts on op amp design topics | PDF | HTML | Mar 28, 2017 | |
| White paper | Voltage-reference impact on total harmonic distortion | Aug 1, 2016 | ||
| Technical article | When to use an amplifier with rail-to-rail inputs – and what to watch out for | PDF | HTML | Jun 30, 2016 | |
| Application note | Low Power Input and Reference Driver Circuit for ADS8318 and ADS8319 | Jun 24, 2009 | ||
| Analog design Journal | Designing for low distortion with high-speed op amps | Mar 2, 2005 | ||
| Application note | Noise Analysis for High Speed Op Amps (Rev. A) | Jan 17, 2005 | ||
| Application note | Voltage Feedback vs. Current Feedback Op Amps | Nov 30, 1998 |
For additional terms or required resources, click any title below to view the detail page where available.
This verified design is a high performance data acquisition system (DAQ) using an 18-bit SAR ADC, ADS8881 at a throughput of 1MSPS. This design has been optimized to provide 18-bit settling performance for a Full Scale Step Input signal, thus leading to excellent system linearity. Such an input (...)
This verified design is a high performance data acquisition system (DAQ) using an 18-bit SAR ADC, ADS8881 at a throughput of 1MSPS. This design has been optimized to provide the lowest power solution for a full scale input sine wave of 10 KHz. At a total power consumption of less than 35mW, this (...)
This verified design is a high performance data acquisition system (DAQ) using an 18-bit SAR ADC, ADS8881 at a throughput of 1MSPS. This design has been optimized to provide the lowest noise & distortion solution for a full scale input sinewave of 10 KHz. This leads to a maximum possible value (...)
This TI Verified Design is the realization of a high precision, 16-bit 1MSPS data acquisition system suitable for applications such as digital audio that require front-ends with very low distortion and noise. The circuit uses a high performance Successive Approximation Register Analog to Digital (...)
This design is for a 16-bit 1MSPS single-ended, multiplexed data acquisition system (DAQ) for dc inputs. The system is composed of a 16-bit successive-approximation-register (SAR) analog-to-digital converter (ADC), SAR ADC driver, reference driver, and multiplexer. The design shows the process to (...)
This TI Precision Verified Design details a systematic design methodology for a 16 bit, 1MSPS, single-ended data acquisition (DAQ) block optimized to achieve excellent settling time, power consumption, static performance and dynamic performance for multiplexed applications. The design (...)
| Package | Pins | CAD symbols, footprints & 3D models |
|---|---|---|
| SOIC (D) | 8 | Ultra Librarian |
| SOT-23 (DBV) | 5 | Ultra Librarian |
| VSSOP (DGK) | 8 | Ultra Librarian |
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.