SN74LV21A

ACTIVE

2-ch, 4-input 2-V to 5.5-V high-speed (7 ns) AND gate

Order now

Data sheet

document-pdfAcrobat SN74LV21A Dual 4-Input Positive-AND Gate datasheet (Rev. F) PDF | HTML

SN74LV21A

ACTIVE

Data sheet

Order now

Product details

Technology family

LV-A

Number of channels

2

Inputs per channel

4

IOL (max) (mA)

12

IOH (max) (mA)

-12

Input type

Standard CMOS

Output type

Push-Pull

Features

Over-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns)

Data rate (max) (Mbps)

70

Rating

Catalog

Operating temperature range (°C)

-40 to 85

Technology family

LV-A

Number of channels

2

Inputs per channel

4

IOL (max) (mA)

12

IOH (max) (mA)

-12

Input type

Standard CMOS

Output type

Push-Pull

Features

Over-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns)

Data rate (max) (Mbps)

70

Rating

Catalog

Operating temperature range (°C)

-40 to 85

TSSOP (PW)

14

32 mm² (5 mm × 6.4 mm)

SOP (NS)

14

79.56 mm² (10.2 mm × 7.8 mm)

SOIC (D)

14

51.9 mm² (8.65 mm × 6 mm)

TVSOP (DGV)

14

23.04 mm² (3.6 mm × 6.4 mm)

SSOP (DB)

14

48.36 mm² (6.2 mm × 7.8 mm)

2-V to 5.5-V V CC Operation
Max t pd of 6 ns at 5 V
Typical V OLP (Output Ground Bounce) <0.8 V at V CC = 3.3 V, T A = 25°C
Typical V OHV (Output V OH Undershoot) >2.3 V at V CC = 3.3 V, TA = 25°C
I off Supports Partial-Power-Down Mode Operation
Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

2-V to 5.5-V V CC Operation
Max t pd of 6 ns at 5 V
Typical V OLP (Output Ground Bounce) <0.8 V at V CC = 3.3 V, T A = 25°C
Typical V OHV (Output V OH Undershoot) >2.3 V at V CC = 3.3 V, TA = 25°C
I off Supports Partial-Power-Down Mode Operation
Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

These dual 4-input positive-AND gates are designed for 2-V to 5.5-V V CC operation.

The SN74LV21A devices perform the Boolean function Y = A • B • C • D in positive logic.

These devices are fully specified for partial-power-down applications using I off. The I off circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

These dual 4-input positive-AND gates are designed for 2-V to 5.5-V V CC operation.

The SN74LV21A devices perform the Boolean function Y = A • B • C • D in positive logic.

These devices are fully specified for partial-power-down applications using I off. The I off circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

filter

Find other AND gates

Download View video with transcript Video

Technical documentation

No results found. Please clear your search and try again.

View all 1

Top documentation	Type	Title	Format options	Date
*	Data sheet	SN74LV21A Dual 4-Input Positive-AND Gate datasheet (Rev. F)	PDF \| HTML	Jul 14, 2023

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin D, DB, DGV, DW, DYY, NS and PW packages

The 14-24-LOGIC-EVM evaluation module (EVM) is designed to support any logic device that is in a 14-pin to 24-pin D, DW, DB, NS, PW, DYY or DGV package,

User guide: PDF | HTML

Supported products & hardware

In stock

Limit:

Log in to order

lock

Log in to view inventory

??asset.out-of-stock-ti_en_US??

Not available

Simulation model