Product details

Technology family LV-A Function Digital Multiplexer Configuration 2:1 Number of channels 4 Operating temperature range (°C) -40 to 85 Rating Catalog
Technology family LV-A Function Digital Multiplexer Configuration 2:1 Number of channels 4 Operating temperature range (°C) -40 to 85 Rating Catalog
SSOP (DB) 16 48.36 mm² (6.2 mm × 7.8 mm) TSSOP (PW) 16 32 mm² (5 mm × 6.4 mm) SOIC (D) 16 59.4 mm² (9.9 mm × 6 mm) SOP (NS) 16 79.56 mm² (10.2 mm × 7.8 mm) TVSOP (DGV) 16 23.04 mm² (3.6 mm × 6.4 mm)
  • Operates 2 V to 5.5 V VCC
  • Inputs accept voltages to 5.5 V
  • Max tpd of 7.5 ns at 5 V
  • Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C
  • Typical VOHV (Output VOH Undershoot) > 2 V at VCC, TA = 25°C
  • Latch-up performance exceeds 100 mA per JESD 78, Class II
  • Operates 2 V to 5.5 V VCC
  • Inputs accept voltages to 5.5 V
  • Max tpd of 7.5 ns at 5 V
  • Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C
  • Typical VOHV (Output VOH Undershoot) > 2 V at VCC, TA = 25°C
  • Latch-up performance exceeds 100 mA per JESD 78, Class II

2 V to 5.5 V VCC operation.

2 V to 5.5 V VCC operation.

Download View video with transcript Video

Technical documentation

No results found. Please clear your search and try again.
View all 1
Top documentation Type Title Format options Date
* Data sheet SN74LV157A Quadruple 2-Line to 1-Line Data Selectors/Multiplexers datasheet (Rev. G) PDF | HTML Mar 16, 2023

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin D, DB, DGV, DW, DYY, NS and PW packages

The 14-24-LOGIC-EVM evaluation module (EVM) is designed to support any logic device that is in a 14-pin to 24-pin D, DW, DB, NS, PW, DYY or DGV package,

User guide: PDF | HTML
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Simulation model

SN74LV157A PSpice Transient Model

SCLM121.ZIP (41 KB) - PSpice model
Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
SSOP (DB) 16 Ultra Librarian
TSSOP (PW) 16 Ultra Librarian
SOIC (D) 16 Ultra Librarian
SOP (NS) 16 Ultra Librarian
TVSOP (DGV) 16 Ultra Librarian

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos