SN74HCT240

ACTIVE

8-ch, 4.5V to 5.5V inverters with TTL-compatible CMOS inputs and 3-state outputs

Product details

Technology family HCT Number of channels 8 IOL (max) (mA) 6 IOH (max) (mA) -6 Supply current (max) (µA) 80 Input type TTL-Compatible CMOS Output type 3-State Features Balanced outputs, Input clamp diode, Very high speed (tpd 5-10ns) Rating Catalog Operating temperature range (°C) -40 to 125
Technology family HCT Number of channels 8 IOL (max) (mA) 6 IOH (max) (mA) -6 Supply current (max) (µA) 80 Input type TTL-Compatible CMOS Output type 3-State Features Balanced outputs, Input clamp diode, Very high speed (tpd 5-10ns) Rating Catalog Operating temperature range (°C) -40 to 125
PDIP (N) 20 228.702 mm² (24.33 mm × 9.4 mm) SOP (NS) 20 98.28 mm² (12.6 mm × 7.8 mm) TSSOP (PW) 20 41.6 mm² (6.5 mm × 6.4 mm) VSSOP (DGS) 20 24.99 mm² (5.1 mm × 4.9 mm) SOIC (DW) 20 131.84 mm² (12.8 mm × 10.3 mm)
  • Operating voltage range of 4.5V to 5.5V
  • High-current outputs drive up to 15 LSTTL loads
  • Low power consumption, 80µA max ICC
  • Typical tpd = 12 ns
  • ±6mA output drive at 5V
  • Low input current of 1µA max
  • Inputs are TTL-voltage compatible
  • 3-state outputs drive bus lines or buffer memory address registers
  • Operating voltage range of 4.5V to 5.5V
  • High-current outputs drive up to 15 LSTTL loads
  • Low power consumption, 80µA max ICC
  • Typical tpd = 12 ns
  • ±6mA output drive at 5V
  • Low input current of 1µA max
  • Inputs are TTL-voltage compatible
  • 3-state outputs drive bus lines or buffer memory address registers

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The ’HCT240 devices are organized as two 4-bit buffers/drivers with separate output-enable (OE) inputs. When OE is low, the device passes inverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The ’HCT240 devices are organized as two 4-bit buffers/drivers with separate output-enable (OE) inputs. When OE is low, the device passes inverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device.
SN74ACT240 ACTIVE Eight-channel 4.5V-to-5.5V inverters with TTL-compatible CMOS inputs and 3-state outputs Voltage range 4.5V to 5.5V, average propagation delay 8ns, average drive strength 24mA
SN74AHCT240 ACTIVE 8-ch, 4.5-V to 5.5-V inverters with TTL-compatible CMOS inputs Voltage range 4.5V to 5.5V, average propagation delay 9ns, average drive strength 8mA

Technical documentation

No results found. Please clear your search and try again.
View all 1
Top documentation Type Title Format options Date
* Data sheet SNx4HCT240 Octal Buffers and Line Drivers With 3-State Outputs datasheet (Rev. H) PDF | HTML Aug 22, 2024

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin D, DB, DGV, DW, DYY, NS and PW packages

The 14-24-LOGIC-EVM evaluation module (EVM) is designed to support any logic device that is in a 14-pin to 24-pin D, DW, DB, NS, PW, DYY or DGV package,

User guide: PDF | HTML
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Simulation model

SN74HCT240 Behavioral SPICE Model

SCLM199.ZIP (7 KB) - PSpice model
Supported products & hardware
Simulation model

SN74HCT240 IBIS Model

SCLM348.ZIP (17 KB) - IBIS model
Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
PDIP (N) 20 Ultra Librarian
SOP (NS) 20 Ultra Librarian
TSSOP (PW) 20 Ultra Librarian
VSSOP (DGS) 20 Ultra Librarian
SOIC (DW) 20 Ultra Librarian

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos