Home Logic & voltage translation Flip-flops, latches & registers D-type latches
Home
Logic & voltage translation
Flip-flops, latches & registers
D-type latches

SN74AHCT373

ACTIVE

Octal Transparent D-Type Latches With 3-State Outputs

Order now
Data sheet

SN74AHCT373

ACTIVE
Data sheet Order now

Product details

Number of channels 8 Technology family AHCT Input type TTL-Compatible CMOS Output type 3-State Clock frequency (max) (MHz) 110 IOL (max) (mA) 8 IOH (max) (mA) -8 Supply current (max) (µA) 40 Features Balanced outputs, Very high speed (tpd 5-10ns) Operating temperature range (°C) -40 to 85 Rating Catalog
Number of channels 8 Technology family AHCT Input type TTL-Compatible CMOS Output type 3-State Clock frequency (max) (MHz) 110 IOL (max) (mA) 8 IOH (max) (mA) -8 Supply current (max) (µA) 40 Features Balanced outputs, Very high speed (tpd 5-10ns) Operating temperature range (°C) -40 to 85 Rating Catalog
PDIP (N) 20 228.702 mm² (24.33 mm × 9.4 mm) SOIC (DW) 20 131.84 mm² (12.8 mm × 10.3 mm) SSOP (DB) 20 56.16 mm² (7.2 mm × 7.8 mm) VQFN (RKS) 20 11.25 mm² (4.5 mm × 2.5 mm) TSSOP (PW) 20 41.6 mm² (6.5 mm × 6.4 mm) SOP (NS) 20 98.28 mm² (12.6 mm × 7.8 mm) VSSOP (DGS) 20 24.99 mm² (5.1 mm × 4.9 mm)
  • Operating range 4.5V to 5.5V VCC
  • TTL-Compatible inputs
  • Low delay, 9.5ns (5V VCC at CL = 15pF)
  • Latch-up performance exceeds 250mAper JESD 17
  • On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.
  • Operating range 4.5V to 5.5V VCC
  • TTL-Compatible inputs
  • Low delay, 9.5ns (5V VCC at CL = 15pF)
  • Latch-up performance exceeds 250mAper JESD 17
  • On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

The SNx4AHCT373 contains eight D-type latches. All channels share a latch enable (LE) input and output enable (OE) input.

The SNx4AHCT373 contains eight D-type latches. All channels share a latch enable (LE) input and output enable (OE) input.
filter Find other D-type latches
Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device.
SN74ACT373 ACTIVE Octal D-Type Transparent Latches With 3-State Outputs Voltage range 4.5V to 5.5V, average propagation delay 8ns, average drive strength 24mA
SN74LV8T373 ACTIVE Octal D-type latches with 3-state outputs and integrated level translation Voltage range 1.6V to 5.5V, average propagation delay 7ns, average drive strength 8mA
SN74ABT373 ACTIVE Octal Transparent D-Type Latches With 3-State Outputs Voltage range 4.5V to 5.5V, average propagation delay 4.6ns, average drive strength 64mA

Technical documentation

No results found. Please clear your search and try again.
View all 2
Top documentation Type Title Format options Date
* Data sheet SNx4AHCT373 Octal Transparent D-Type Latches With 3-State Outputs datasheet (Rev. P) PDF | HTML Jul 11, 2025
Application note Power-Up Behavior of Clocked Devices (Rev. B) PDF | HTML Dec 15, 2022

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin D, DB, DGV, DW, DYY, NS and PW packages

The 14-24-LOGIC-EVM evaluation module (EVM) is designed to support any logic device that is in a 14-pin to 24-pin D, DW, DB, NS, PW, DYY or DGV package,

User guide: PDF | HTML
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Simulation model

SN74AHCT373 IBIS Model

SCLM073.ZIP (17 KB) - IBIS model
Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
PDIP (N) 20 Ultra Librarian
SOIC (DW) 20 Ultra Librarian
SSOP (DB) 20 Ultra Librarian
VQFN (RKS) 20 Ultra Librarian
TSSOP (PW) 20 Ultra Librarian
SOP (NS) 20 Ultra Librarian
VSSOP (DGS) 20 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos