The ADS8860 is a 16-bit, 1-MSPS, single-ended input, analog-to-digital converter (ADC). The device operates with a 2.5-V to 5-V external reference, offering a wide selection of signal ranges without additional input signal scaling. The reference voltage setting is independent of, and can exceed, the analog supply voltage (AVDD).
The device offers an SPI-compatible serial interface that also supports daisy-chain operation for cascading multiple devices. An optional busy-indicator bit makes synchronizing with the digital host easy.
The device supports unipolar single-ended analog inputs in the range of –0.1 V to VREF + 0.1 V.
Device operation is optimized for very low-power operation. Power consumption directly scales with speed. This feature makes the ADS8860 excellent for lower-speed applications.
For additional terms or required resources, click any title below to view the detail page where available.
The ADS8860 evaluation module (EVM) performance demonstration kit (PDK) is an platform for evaluating the ADS8860 product, which is a successive approximation register (SAR) analog-to-digital converter (ADC).
The evaluation kit includes the ADS8860 evaluation board, precision host interface (PHI) (...)
PLABS-SAR-EVM-PDK is an experimental platform used in conjunction with TI Precision Labs videos to gain a deeper understanding of successive approximation register (SAR) analog-to-digital converter (ADC) circuits. The evaluation module (EVM) platform contains two channels for common SAR (...)
The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)
This TI Verified Design is the realization of a high precision, 16-bit 1MSPS data acquisition system suitable for applications such as digital audio that require front-ends with very low distortion and noise. The circuit uses a high performance Successive Approximation Register Analog to Digital (...)
This design is for a 16-bit 1MSPS single-ended, multiplexed data acquisition system (DAQ) for dc inputs. The system is composed of a 16-bit successive-approximation-register (SAR) analog-to-digital converter (ADC), SAR ADC driver, reference driver, and multiplexer. The design shows the process to (...)
This TI Precision Verified Design details a systematic design methodology for a 16 bit, 1MSPS, single-ended data acquisition (DAQ) block optimized to achieve excellent settling time, power consumption, static performance and dynamic performance for multiplexed applications. The design (...)
| Package | Pins | CAD symbols, footprints & 3D models |
|---|---|---|
| VSON (DRC) | 10 | Ultra Librarian |
| VSSOP (DGS) | 10 | Ultra Librarian |
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.