Product details

Configuration 1:1 SPST Number of channels 3 Power supply voltage - single (V) 0.8, 1.2, 1.8, 2.5, 3.3, 5 Protocols Analog Ron (typ) (Ω) 3.5 CON (typ) (pF) 10.5 ON-state leakage current (max) (µA) 5 Supply current (typ) (µA) 0.07 Bandwidth (MHz) 100 Operating temperature range (°C) -40 to 85 Input/output continuous current (max) (A) 0.064 Rating Catalog Drain supply voltage (max) (V) 5
Configuration 1:1 SPST Number of channels 3 Power supply voltage - single (V) 0.8, 1.2, 1.8, 2.5, 3.3, 5 Protocols Analog Ron (typ) (Ω) 3.5 CON (typ) (pF) 10.5 ON-state leakage current (max) (µA) 5 Supply current (typ) (µA) 0.07 Bandwidth (MHz) 100 Operating temperature range (°C) -40 to 85 Input/output continuous current (max) (A) 0.064 Rating Catalog Drain supply voltage (max) (V) 5
SSOP (DCT) 8 11.8 mm² (2.95 mm × 4 mm) VSSOP (DCU) 8 6.2 mm² (2 mm × 3.1 mm)
  • Designed to be used in voltage-limiting applications
  • 3.5-ω on-state connection between ports A and B
  • Flow-through pinout for ease of printed circuit board trace routing
  • Direct interface with GTL+ levels
  • Latch-up performance exceeds 100 mA per JESD 78, class II
  • ESD protection exceeds JESD 22:
    • 2000-V Human-Body Model
    • 200-V Machine Model
    • 1000-V Charged-Device Model
  • Designed to be used in voltage-limiting applications
  • 3.5-ω on-state connection between ports A and B
  • Flow-through pinout for ease of printed circuit board trace routing
  • Direct interface with GTL+ levels
  • Latch-up performance exceeds 100 mA per JESD 78, class II
  • ESD protection exceeds JESD 22:
    • 2000-V Human-Body Model
    • 200-V Machine Model
    • 1000-V Charged-Device Model

The SN74TVC3306 device provides three parallel NMOS pass transistors with a common unbuffered gate. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device can be used as a dual switch, with the gates cascaded together to a reference transistor. The low-voltage side of each pass transistor is limited to a voltage set by the reference transistor. This is done to protect components with inputs that are sensitive to high-state voltage-level overshoots.

The SN74TVC3306 device provides three parallel NMOS pass transistors with a common unbuffered gate. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device can be used as a dual switch, with the gates cascaded together to a reference transistor. The low-voltage side of each pass transistor is limited to a voltage set by the reference transistor. This is done to protect components with inputs that are sensitive to high-state voltage-level overshoots.

Download View video with transcript Video

Technical documentation

No results found. Please clear your search and try again.
View all 4
Top documentation Type Title Format options Date
* Data sheet SN74TVC3306 Dual Voltage Clamp datasheet (Rev. E) PDF | HTML Sep 5, 2023
Application note Selecting the Correct Texas Instruments Signal Switch (Rev. E) PDF | HTML Jun 2, 2022
Application note Multiplexers and Signal Switches Glossary (Rev. B) PDF | HTML Dec 1, 2021
More literature I2C and Serial Bus Devices Application Clip Jul 10, 2003

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

DIP-ADAPTER-EVM — DIP adapter evaluation module

Speed up your op amp prototyping and testing with the DIP adapter evaluation module (DIP-ADAPTER-EVM), which provides a fast, easy and inexpensive way to interface with small surface-mount ICs. You can connect any supported op amp using the included Samtec terminal strips or wire them (...)

Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Interface adapter

LEADED-ADAPTER1 — Surface mount to DIP header adapter for quick testing of TI's 5, 8, 10, 16 & 24-pin leaded packages

The EVM-LEADED1 board allows for quick testing and bread boarding of TI's common leaded packages.  The board has footprints to convert TI's D, DBQ, DCT,DCU, DDF, DGS, DGV, and PW surface mount packages to 100mil DIP headers.     

User guide: PDF
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Simulation model

HSPICE Model of SN74TVC3306

SCEJ172.ZIP (81 KB) - HSpice model
Supported products & hardware
Simulation model

SN74TVC3306 IBIS Model (Rev. A)

SCDM002 (125 KB) - IBIS model
Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
SSOP (DCT) 8 Ultra Librarian
VSSOP (DCU) 8 Ultra Librarian

Ordering & quality

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos