SN74LVC1G240

Name: SN74LVC1G240
Brand: TI
SKU: SN74LVC1G240
Price: 0.114 USD

ACTIVE

Single 1.65-V to 5.5-V inverter with 3-state outputs

Order now

Data sheet

document-pdfAcrobat Single Buffer/Driver With 3-State Output, SN74LVC1G240 datasheet (Rev. L)

SN74LVC1G240

ACTIVE

Data sheet

Order now

Product details

Technology family

LVC

Supply voltage (min) (V)

1.65

Supply voltage (max) (V)

5.5

Number of channels

1

IOL (max) (mA)

32

IOH (max) (mA)

-32

Supply current (max) (µA)

10

Input type

Standard CMOS

Output type

3-State

Features

Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns)

Rating

Catalog

Operating temperature range (°C)

-40 to 125

Technology family

LVC

Supply voltage (min) (V)

1.65

Supply voltage (max) (V)

5.5

Number of channels

1

IOL (max) (mA)

32

IOH (max) (mA)

-32

Supply current (max) (µA)

10

Input type

Standard CMOS

Output type

3-State

Features

Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns)

Rating

Catalog

Operating temperature range (°C)

-40 to 125

DSBGA (YZP)

5

2.1875 mm² 1.75 x 1.25

SOT-23 (DBV)

5

8.12 mm² 2.9 x 2.8

SOT-SC70 (DCK)

5

4.2 mm² 2 x 2.1

USON (DRY)

6

1.45 mm² 1.45 x 1

X2SON (DSF)

6

1 mm² 1 x 1

Available in the Texas Instruments NanoFree Package
Supports 5-V V_CC Operation
Inputs Accept Voltages to 5.5 V
Provides Down Translation to V_CC
Max t_pd of 3.7 ns at 3.3 V
Low Power Consumption, 10-μA Max I_CC
±24-mA Output Drive at 3.3 V
I_off Supports Live Insertion, Partial-Power-Down Mode, and Back Drive Protection
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)

Available in the Texas Instruments NanoFree Package
Supports 5-V V_CC Operation
Inputs Accept Voltages to 5.5 V
Provides Down Translation to V_CC
Max t_pd of 3.7 ns at 3.3 V
Low Power Consumption, 10-μA Max I_CC
±24-mA Output Drive at 3.3 V
I_off Supports Live Insertion, Partial-Power-Down Mode, and Back Drive Protection
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)

This single buffer/driver is designed for 1.65-V to 5.5-V V_CC operation.

The SN74LVC1G240 is a single line driver with a 3-state output. The output is disabled when the output-enable (OE) input is high.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

To ensure the high-impedance state during power up or power down, OE should be tied to V_CC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_off. The I_off circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

This single buffer/driver is designed for 1.65-V to 5.5-V V_CC operation.

The SN74LVC1G240 is a single line driver with a 3-state output. The output is disabled when the output-enable (OE) input is high.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

To ensure the high-impedance state during power up or power down, OE should be tied to V_CC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_off. The I_off circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

filter

Find other Inverting buffers & drivers

Download View video with transcript Video

Similar products you might be interested in

open-in-new

Compare alternates

Pin-for-pin with same functionality to the compared device

SN74AHC1G125-Q1

ACTIVE

Automotive, 1-ch 2.0-V to 5.5-V non-inverting buffer with 3-state output Voltage range 2V to 5.5V, average propagation delay 12ns, average drive strength 9mA

SN74AHC1G126-Q1

ACTIVE

Automotive single 2-V to 5.5-V buffer with tri-state outputs Voltage range 2V to 5.5V, average propagation delay 12ns, average drive strength 9mA

SN74AUP1G240

ACTIVE

Single 0.8-V to 3.6-V low power inverter with 3-state outputs Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA

Technical documentation

star

=Top documentation for this product selected by TI

No results found. Please clear your search and try again.

View all 27

Top documentation	Type	Title	Format options	Date
*	Data sheet	Single Buffer/Driver With 3-State Output, SN74LVC1G240 datasheet (Rev. L)		12 Dec 2013
	Selection guide	Logic Guide (Rev. AC)	PDF \| HTML	13 Nov 2025
	Application note	Implications of Slow or Floating CMOS Inputs (Rev. E)		26 Jul 2021
	Selection guide	Little Logic Guide 2018 (Rev. G)		06 Jul 2018
	Application note	How to Select Little Logic (Rev. A)		26 Jul 2016
	Application note	Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)		02 Dec 2015
	User guide	LOGIC Pocket Data Book (Rev. B)		16 Jan 2007
	Product overview	Design Summary for WCSP Little Logic (Rev. B)		04 Nov 2004
	Application note	Semiconductor Packing Material Electrostatic Discharge (ESD) Protection		08 Jul 2004
	Application note	Selecting the Right Level Translation Solution (Rev. A)		22 Jun 2004
	User guide	Signal Switch Data Book (Rev. A)		14 Nov 2003
	Application note	Use of the CMOS Unbuffered Inverter in Oscillator Circuits		06 Nov 2003
	User guide	LVC and LV Low-Voltage CMOS Logic Data Book (Rev. B)		18 Dec 2002
	Application note	Texas Instruments Little Logic Application Report		01 Nov 2002
	Application note	TI IBIS File Creation, Validation, and Distribution Processes		29 Aug 2002
	More literature	Standard Linear & Logic for PCs, Servers & Motherboards		13 Jun 2002
	Application note	16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)		22 May 2002
	Application note	Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices		10 May 2002
	More literature	STANDARD LINEAR AND LOGIC FOR DVD/VCD PLAYERS		27 Mar 2002
	Application note	Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices		01 Dec 1997
	Application note	Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)		01 Aug 1997
	Application note	CMOS Power Consumption and CPD Calculation (Rev. B)		01 Jun 1997
	Application note	LVC Characterization Information		01 Dec 1996
	Application note	Input and Output Characteristics of Digital Integrated Circuits		01 Oct 1996
	Application note	Live Insertion		01 Oct 1996
	Design guide	Low-Voltage Logic (LVC) Designer's Guide		01 Sep 1996
	Application note	Understanding Advanced Bus-Interface Products Design Guide		01 May 1996

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

5-8-LOGIC-EVM — Generic logic evaluation module for 5-pin to 8-pin DCK, DCT, DCU, DRL and DBV packages

Flexible EVM designed to support any device that has a DCK, DCT, DCU, DRL, or DBV package in a 5 to 8 pin count.

User guide: PDF

Not available on TI.com

Evaluation board

5-8-NL-LOGIC-EVM — Generic logic and translation EVM supporting 5 to 8 pin DPW, DQE, DRY, DSF, DTM, DTQ and DTT pkgs

Generic EVM designed to support any logic or translation device that has a DTT, DRY, DPW, DTM, DQE, DQM, DSF, or DTQ package. Board design allows for flexible evaluation.

User guide: PDF | HTML