CD74HC30

ACTIVE

Single 8-input, 2-V to 6-V 5.2 mA drive strength NAND gate

Product details

Technology family HC Number of channels 1 Inputs per channel 8 IOL (max) (mA) 5.2 IOH (max) (mA) -5.2 Input type Standard CMOS Output type Push-Pull Features High speed (tpd 10-50ns) Data rate (max) (Mbps) 28 Rating Catalog Operating temperature range (°C) -55 to 125
Technology family HC Number of channels 1 Inputs per channel 8 IOL (max) (mA) 5.2 IOH (max) (mA) -5.2 Input type Standard CMOS Output type Push-Pull Features High speed (tpd 10-50ns) Data rate (max) (Mbps) 28 Rating Catalog Operating temperature range (°C) -55 to 125
TSSOP (PW) 14 32 mm² (5 mm × 6.4 mm) SOP (NS) 14 79.56 mm² (10.2 mm × 7.8 mm) PDIP (N) 14 181.42 mm² (19.3 mm × 9.4 mm) SOIC (D) 14 51.9 mm² (8.65 mm × 6 mm)
  • Buffered inputs
  • Wide operating voltage range: 2 V to 6 V
  • Wide operating temperature range: –55°C to +125°C
  • Supports fanout up to 10 LSTTL loads
  • Significant power reduction compared to LSTTL logic ICs
  • Buffered inputs
  • Wide operating voltage range: 2 V to 6 V
  • Wide operating temperature range: –55°C to +125°C
  • Supports fanout up to 10 LSTTL loads
  • Significant power reduction compared to LSTTL logic ICs

This device contains one independent 8-input NAND gate. Each gate performs the Boolean function Y =  A ● B ● C ● D ● E ● F ● G ● H in positive logic.

This device contains one independent 8-input NAND gate. Each gate performs the Boolean function Y =  A ● B ● C ● D ● E ● F ● G ● H in positive logic.

Download View video with transcript Video

Technical documentation

No results found. Please clear your search and try again.
View all 1
Top documentation Type Title Format options Date
* Data sheet CDx4HC30 Single 8-Input NAND Gate datasheet (Rev. E) PDF | HTML Apr 29, 2021

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin D, DB, DGV, DW, DYY, NS and PW packages

The 14-24-LOGIC-EVM evaluation module (EVM) is designed to support any logic device that is in a 14-pin to 24-pin D, DW, DB, NS, PW, DYY or DGV package,

User guide: PDF | HTML
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Package Pins CAD symbols, footprints & 3D models
TSSOP (PW) 14 Ultra Librarian
SOP (NS) 14 Ultra Librarian
PDIP (N) 14 Ultra Librarian
SOIC (D) 14 Ultra Librarian

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos