TLV5613
12-Bit, DAC, Parallel, Voltage Out, Pgrmable Settling Time/Pwr Consump., PwrDn
TLV5613
- 12-Bit Voltage Output DAC
- Single Supply 2.7-V to 5.5-V Operation
- Separate Analog and Digital Supplies
- ±0.4 LSB Differential Nonlinearity (DNL),
±1.5 LSB Integral Nonlinearity (INL) - Programmable Settling Time vs Power Consumption:
1 us/4.2 mW in Fast Mode,
3.5 us/1.2 mW in Slow Mode - 8-Bit mController Compatible Interface (8+4 Bit)
- Power-Down Mode (50 nW)
- Rail-to-Rail Output Buffer
- Synchronous or Asynchronous Update
- Monotonic Over Temperature
- Applications
- Digital Servo Control Loops
- Battery Powered Test Instruments
- Digital Offset and Gain Adjustment
- Industrial Process Control
- Speech Synthesis
- Machine and Motion Control Devices
- Mass Storage Devices
The TLV5613 is a 12-bit voltage output digital-to-analog converter (DAC) with a 8-bit microcontroller compatible parallel interface. The 8 LSBs, the 4 MSBs and 3 control bits are written using three different addresses. Developed for a wide range of supply voltages, the TLV5613 can be operated from 2.7 V to 5.5 V.
The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class A (slow mode: AB) output stage to improve stability and reduce settling time. The programmable settling time of the DAC allows the designer to optimize speed versus power dissipation. The settling time can be chosen by the control bits within the 16-bit data word.
Implemented with a CMOS process, the device is designed for single supply operation from 2.7 V to 5.5 V. It is available in 20 pin SOIC in standard commercial and industrial temperature ranges.
Technical documentation
Type | Title | Date | ||
---|---|---|---|---|
* | Data sheet | 12-Bit Parallel Digital-to-Analog Converters With Power Down datasheet (Rev. B) | 22 Nov 2000 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.
ANALOG-ENGINEER-CALC — Analog engineer's calculator
PSPICE-FOR-TI — PSpice® for TI design and simulation tool
TINA-TI — SPICE-based analog simulation program
Package | Pins | CAD symbols, footprints & 3D models |
---|---|---|
SOIC (DW) | 20 | Ultra Librarian |
TSSOP (PW) | 20 | Ultra Librarian |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
- Fab location
- Assembly location
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.