Product details

Vn at 1 kHz (nV√Hz) 4.3 Breakdown voltage (V) 30 VDS (V) 30 VGS (V) 5 Rating Catalog Operating temperature range (°C) -40 to 125
Vn at 1 kHz (nV√Hz) 4.3 Breakdown voltage (V) 30 VDS (V) 30 VGS (V) 5 Rating Catalog Operating temperature range (°C) -40 to 125
X2SON (DTQ) 6 0.8 mm² 1 x 0.8
  • Monolithic, matched, N-Channel JFETs
  • Self-biased gates for high input impedance (>400GOhm)
  • Low input capacitance: 0.85pF per JFET
  • Low noise: ˗110dBV(A-wt.) with 5pF input capacitance
  • Low VGS mismatch: 30mV (max)
  • Low IDSS mismatch: 5% (max)
  • High gate-to-drain breakdown voltage: 30V
  • Extremely Small Package: 0.8mm × 1mm X2SON
  • Monolithic, matched, N-Channel JFETs
  • Self-biased gates for high input impedance (>400GOhm)
  • Low input capacitance: 0.85pF per JFET
  • Low noise: ˗110dBV(A-wt.) with 5pF input capacitance
  • Low VGS mismatch: 30mV (max)
  • Low IDSS mismatch: 5% (max)
  • High gate-to-drain breakdown voltage: 30V
  • Extremely Small Package: 0.8mm × 1mm X2SON

The JFE2325 is a monolithic, matched-pair discrete JFET intended for use with very high-impedance sensors such as electret condenser microphones (ECMs). The device consists of two N-channel JFETs, laid out for excellent matching on a single die. The gate of each JFET is biased by an integrated diode which allows for direct coupling of a signal source to the gate without the need for a biasing resistor. The JFE2325 achieves much higher input impedance (>400GOhm) than possible if discrete resistors were used to bias the gate. Furthermore, the JFE2325 features an extremely low input capacitance of 0.85pF per JFET which maximizes signal levels from transducers with extremely low output capacitance.

Each JFET is capable of 0.7mS of transconductance when configured to run at the full drain current of 385µA. The JFETs can be used individually, or in parallel for higher transconductance and lower noise.

The JFE2325 can withstand a high gate-to-drain voltage of 30V. The temperature range is specified from –40°C to +125°C.

The JFE2325 is a monolithic, matched-pair discrete JFET intended for use with very high-impedance sensors such as electret condenser microphones (ECMs). The device consists of two N-channel JFETs, laid out for excellent matching on a single die. The gate of each JFET is biased by an integrated diode which allows for direct coupling of a signal source to the gate without the need for a biasing resistor. The JFE2325 achieves much higher input impedance (>400GOhm) than possible if discrete resistors were used to bias the gate. Furthermore, the JFE2325 features an extremely low input capacitance of 0.85pF per JFET which maximizes signal levels from transducers with extremely low output capacitance.

Each JFET is capable of 0.7mS of transconductance when configured to run at the full drain current of 385µA. The JFETs can be used individually, or in parallel for higher transconductance and lower noise.

The JFE2325 can withstand a high gate-to-drain voltage of 30V. The temperature range is specified from –40°C to +125°C.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Top documentation Type Title Format options Date
* Data sheet JFE2325 Dual, Low-Power, N-Channel JFET for Electret Microphones datasheet (Rev. A) PDF | HTML 18 Jun 2026
EVM User's guide JFE2325 Evaluation Module User's Guide PDF | HTML 09 Dec 2025

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

JFE2325EVM — JFE2325 evaluation module

THE JFE2325 evaluation board converts the JFE2325 device in the DTQ package into and easy-to-use, standard, dual 300-mil-wide, PDIP footprint. The PCB can be used in a standard PDIP socket. The board dimensions are 550 mil × 600 mil.
User guide: PDF | HTML
Not available on TI.com
Simulation model

JFE2325 PSpice Model

SLVMF68.ZIP (62 KB) - PSpice Model
Simulation model

JFE2325 SPICE Model

SLVMF24.ZIP (1 KB) - TISpice Model
Simulation model

JFE2325 TINA-TI Reference Design

SLVMF25.TSC (10 KB) - TINA-TI Reference Design
Simulation model

JFE2325 TINA-TI SPICE Model

SLVMF26.ZIP (3 KB) - TINA-TI Spice Model
Package Pins CAD symbols, footprints & 3D models
X2SON (DTQ) 6 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos