Home
Design & development

TPS51206EVM-745

2-A Peak Sink/Source DDR Termination Regulator With VTTREF Buffered Reference

Order now

TPS51206EVM-745

Order now

Overview

The TPS51206EVM-745 evaluation module (EVM) uses the TPS51206. The TPS51206 is a sink/source double data rate (DDR) termination regulator with VTTREF buffered reference output. It is specifically designed for low-input voltage, low cost, low external component count systems where space is a key consideration. The TPS51206EVM-745 is designed to provide proper termination voltage and a 10-mA buffered reference voltage for DDR memory which covers DDR2 (0.9VTT), DDR3 (0.75VTT), DDR3L (0.675VTT) and DDR4 (0.6VTT) specifications with minimal external components.

Features
  • VDD voltage: support 5-V rail and 3.3-V rail
  • VLDOIN, VDDQ voltage range: 1.2 V–1.8 V
  • Build-in, onboard transient load (with both sinking and sourcing capability) to emulate the sink/source transient behavior which helps to evaluate the dynamic performance. For ease of use, both load step and timing of transient can be modified by onboard resistors.
  • Switch S1, S2 for S3 and S5 Enable function
  • Convenient test points for probing VTT, VTTREF, CLK_IN and loop response testing
  • Four-layer, printed-circuit board (PCB) with all the components on the bottom side
Multi-channel ICs (PMICs)
TPS51206 — 2A Peak Sink/Source DDR Termination Regulator with VTTREF Buffered Reference for DDR2/3/3L/4
Download View video with transcript Video

Order & start development

Evaluation board

TPS51206EVM-745 — 2-A Peak Sink/Source DDR Termination Regulator With VTTREF Buffered Reference

Supported products & hardware
In stock
Limit:
Out of stock on TI.com
Not available on TI.com

TPS51206EVM-745 — 2-A Peak Sink/Source DDR Termination Regulator With VTTREF Buffered Reference

close
Version: null
Release date:
open-in-new

View all versions

TI's Standard Terms and Conditions for Evaluation Items apply.

Technical documentation

No results found. Please clear your search and try again.
View all 3
Type Title Date
Certificate TPS51206EVM-745 EU Declaration of Conformity (DoC) Jan 2, 2019
Data sheet TPS51206 2-A Peak Sink / Source DDR Termination Regulator With VTTREF Buffered Reference for DDR2, DDR3, DDR3L, and DDR4 datasheet (Rev. E) PDF | HTML Jul 19, 2018
User guide TPS51206EVM-745 User's Guide Aug 5, 2011

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support.