








Revision History				
Rev	ECN #	Approved Date	Approved by	Notes
N/A	N/A	N/A	N/A	N/A





BEAGLE BONE BLACK INTERFACE WITH ISOLATION






Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: N/A	Designed for: Public Release	Mod. Date: 2/27/2016
TID #: TID-00732	Project Title: Jitter minimizing techniques for digitally isolated high	
Number: TIDA-00732	Rev: E1	Sheet Title: Power & Isolators
SVN Rev: Version control disabled	Assembly Variant: ADS9110 w/REF5045	Sheet: 3 of 10
Drawn By: Anbu Mani	File: TIDA-00732_Isolator.SchDoc	Size: B
Engineer: Anbu Mani	Contact: http://www.ti.com/support	




s, 18b) at




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: N/A	Designed for: Public Release	Mod. Date: 2/26/2016
TID #: TIDA-00732	Project Title: Jitter minimizing techniques for digitally isolated high speed serial	
Number: TIDA-00732	Rev: E1	Sheet Title: FPGA 1 - Isolated End
SVN Rev: Version control disabled	Assembly Variant: ADS9110 w/REF5045	Sheet: 5 of 10
Drawn By: Anbu Mani	File: TIDA00732_FPGA_1.SchDoc	Size: B
Engineer: Anbu Mani	Contact: http://www.ti.com/support	




NON-ISOLATED POWER RAIL

ISOLATED POWER RAIL



PHI BOARD-1 POWER SENSING



PHI BOARD-2 POWER SENSING

For Corner Mounting

H1
PMSSS 440 0025 PH

H2
PMSSS 440 0025 PH

H3
PMSSS 440 0025 PH

H4
PMSSS 440 0025 PH

H18
PMSSS 440 0025 PH

H17
PMSSS 440 0025 PH

H9
1902C

H10
1902C

H11
1902C

H12
1902C

H19
1902C

H20
1902C

For PHI1 Mounting

H5
9774050360R

H6
9774050360R

H7
9774050360R

H8
9774050360R

H29
PMSSS 440 0025 PH

H22
PMSSS 440 0025 PH

H23
PMSSS 440 0025 PH

H24
PMSSS 440 0025 PH

Label Table	
Variant	Label Text



PCB Number: TIDA-00732
PCB Rev: E1

PCB
LOGO
Texas Instruments

LBL1

PCB Label

Size: 0.65" x 0.20 "

ZZ1

Label Assembly Note

This Assembly Note is for PCB labels only

ZZ2

Assembly Note

These assemblies are ESD sensitive, ESD precautions shall be observed.

ZZ3

Assembly Note

These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.

ZZ4

Assembly Note

These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

For Beagle Bone Block Mounting

H21
PMSSS 440 0025 PH

H30
1902C

For PHI2 Mounting

EVM2 mounting

H13
9774050360R

H14
9774050360R

H15
9774050360R

H16
9774050360R

H25
PMSSS 440 0025 PH

H27
PMSSS 440 0025 PH

H26
PMSSS 440 0025 PH

H28
PMSSS 440 0025 PH