




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: TIDA-00489_DFR	REV: E1	SUN REV: Not In VersionControl
LAYER NAME = Top Layer			
PLOT NAME = Top Layer	GENERATED : 9/23/2015 9:57:17 AM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: TIDA-00489_DFR	REV: E1	SUN REV: Not In VersionControl
LAYER NAME = Bottom Layer			
PLOT NAME = Bottom Layer	GENERATED : 9/23/2015 9:57:17 AM	TEXAS INSTRUMENTS	



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: TIDA-00489_DFR	REV: E1	SUN REV: Not In VersionControl
LAYER NAME = Top Paste			
PLOT NAME = Top Paste Mask Print	GENERATED : 9/23/2015 9:57:18 AM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: TIDA-00489_DFR	REV: E1	SUN REV: Not In VersionControl
LAYER NAME = Top Solder			
PLOT NAME = Top Solder Mask Print	GENERATED : 9/23/2015 9:57:18 AM	TEXAS INSTRUMENTS	



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: TIDA-00489_DFR	REV: E1	SUN REV: Not In VersionControl
LAYER NAME = Bottom Solder			
PLOT NAME = Bottom Solder Mask Print	GENERATED : 9/23/2015 9:57:18 AM	TEXAS INSTRUMENTS	

221 ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
222 ■ These assemblies are ESD sensitive, ESD precautions shall be observed.
223 ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
224 ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.



COMPONENTS MARKED 'DND' SHOULD NOT BE POPULATED.

ASSEMBLY VARIANT:

[No Variations]

PCB VIEWED FROM TOP SIDE		BOMID #: TIDA-00499_DFR	REV: E1	SUN REV: Not In VersionControl
MS Assembly Top				
PLOT NAME =	MS Assembly Top	GENERATED :	8/23/2015 9:57:19 AM	TEXAS INSTRUMENTS

Layer Stack Up Detail for: TIDA-00499_DFR			
Layer Name	Series Document	Copper Thickness	Substrate Name/ID
Top Solder Mask	.GTS		Solder Resist
Top Layer	.GTL	1.4mil	FR4
Bottom Layer	.GBL	1.4mil	
Bottom Solder Mask	.GBS		Solder Resist

DESIGN INFORMATION

BOARD SIZE (REFER ALSO ARRAY/PANEL PROFILING INFORMATION)

2200MIL X 5300MIL

Number of Layers : 2

MIN. TRACK WIDTH: 8 MIL

MIN. CLEARANCE: 7.87MIL

MIN. VIA PAD SIZE: 32 MIL

MINIMUM ANNUAL RING 0.186mm (7.345MIL) EXTERNAL

PER IPC-D-275 CLASS 2 LEVEL C

REGISTRATION TOLERANCES: METAL +/- .5 MIL, HOLES +/- .3 MIL

MATERIAL:

☐ FR-408 ☐ FR-4 High Tg ☒ OTHER FR4

THICKNESS: ☒ 63 MIL (1.6mm) +/-10% ☐ OTHER

TOLERANCE: ☒ ANSI IPC-6012 TYPE 3 CLASS 2

☐ OTHER +/-

BOW & TWIST: ☒ ANSI IPC-6012 TYPE 3 CLASS 2

☐ OTHER +/-

COPPER THICKNESS (FINISHED):

OUTER: ☒ 1.4MIL (1oz) ☐ 2MIL (1.4oz) ☐ 2.8MIL (2oz)

INNER SIGNAL: ☐ 1.4MIL (1oz) ☐ 2.8MIL (2oz) ☐ N/A

DRILLING:

REFERENCE: ☒ AS SHOWN ☒ NC_DRILL FILES

PTH MIN COPPER THICKNESS: ☒ 1MIL ☐ OTHER

BOARD FINISH:

SILKSCREEN: ☒ TOP ☐ BOTTOM

SILKSCREEN COLOR: ☒ WHITE ☐ OTHER

SOLDER RESIST COLOR:

☒ GREEN ☐ BLUE ☐ OTHER

SURFACE FINISH: ☒ IMMERSION GOLD (ENG) ☐ ENERPIG

☐ IMM. TIN/SILVER OR EQUIV ☐ OTHER

ARRAY/PANEL: ☐ CUT AND TRM PER MECH LAYER 1

☐ N.C. ROUTE ☒ V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:

☒ ANSI IPC-A-600F CLASS -> ☐ 1 ☒ 2 ☐ 3

☒ UL 94V-0 ☒ RoHS ☐ OTHER PER ORDER

ADDITIONAL REQUIREMENTS: VIA TENCING: YES ☒ NO ☐

MICROSECTION: ☐ YES IMPEDANCE CONTROL: YES ☐ NO ☒

BARE BOARD ELEC. TEST: ☐ NONE ☒ REQUIRED ☐ PER ORDER

MANUFACTURER'S UL: ☐ RAL ☐ METAL ☒ SILK



PROJECT TITLE:

AFE -DFR

DESIGNED FOR:

Public Release

FILE NAME:

TIDA-00499_DFR.PcbDoc

ENGINEER:

Greenivas


LAYOUT BY:

Anuradha

SCALE: 1.00

ALTUM DESIGNER VERSION:

14.3.14.34663



Drill Drawing

Symbol	Hit Count	Tool Size	Plated	Hole Type
○	96	16mil (0.406mm)	PTH	Round
▽	20	20mil (0.508mm)	PTH	Round
✱	2	40mil (1.016mm)	PTH	Round
◊	12	44mil (1.118mm)	PTH	Round
⊕	10	49.213mil (1.25mm)	PTH	Round
◇	8	62mil (1.575mm)	PTH	Round
□	32	67mil (1.702mm)	PTH	Round
⊞	5	128mil (3.251mm)	NPTH	Round
185 Total				

Drill Table
FOR 16MIL DRILL +0/-16MIL
FOR PTH DRILL +/-3MIL
FOR NPTH DRILL +/-3MIL

ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: TIDA-00499_DFR	REV: E1	SUN REV: Not In VersionControl
LAYER NAME = Drill Drawing			
PLOT NAME = Drill Drawing For (Bottom Layer) - 9/23/2015 9:57:19 AM	TEXAS INSTRUMENTS		

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.