



Bias supply for second side ACL, SR driver and AEF



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: ChangeMe in variant	Designed for: Public Release	Mod. Date: 6/27/2024
TID #: PMP41125	Project Title: HV-LV DCDC reference design	
Number: Bias Card	Rev: B	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: PMP41125 BiasSupply	Sheet: 2 of 3
Drawn By: Daniel Gao	File: BiasSupply-TPS552872-Q1.SchDoc	Size: B
Engineer: Forest Fu	Contact: http://www.ti.com/support	


Bias supply for primary side




SN6507 Circuit

When using transfromer 750319691(turn ratio 1:1.13) , populating R37 and not populating U7, then BIAS_ISO_12V output 12V, BIAS_ISO_-5V output -12V.

When using transfromer 750319691(turn ratio 1:1.13), populating U7 and not populating R37, BIAS_ISO_12V output 19V, BIAS_ISO_-5V output -5V.



SN6507 Circuit



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: ChangeMe in variant	Designed for: Public Release	Mod. Date: 2/5/2024
TID #: PMP41125	Project Title: HV-LV DCDC reference design	
Number: Bias Card	Rev: B	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: PMP41125 BiasSupply	Sheet: 2 of 3
Drawn By:	File: BiasSupply-LM61440-Q1.SchDoc	Size: B
Engineer: Forest Fu	Contact: http://www.ti.com/support	

PCB Number: Bias Card
PCB Rev: B

PCB
LOGO
Texas Instruments



PCB
LOGO
FCC disclaimer

PCB
LOGO
WEEE logo

^A You should delete the nylon screws/standoffs and/or the bumpons as needed for your design (or substitute other parts from Hardware.IntLib). Bumpons are cheaper, but provide less clearance.

Deleting anything else from this page may result in your EVM submission being rejected (until you add them back).

Update the Label Text in the Label Table as needed for each Assembly Variant.

You should delete this note too.

LBL1
PCB Label
THT-14-423-10
Size: 0.65" x 0.20 "

Variant/Label Table	
Variant	Label Text
001	ChangeMe!
002	ChangeMe!

ZZ1
Label Assembly Note
This Assembly Note is for PCB labels only

ZZ2
Assembly Note
These assemblies are ESD sensitive, ESD precautions shall be observed.

ZZ3
Assembly Note
These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.

ZZ4
Assembly Note
These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.