Design Guide: TIDA-010954

600W GaN-Based Single-Phase Cycloconverter Reference Design



Description

This reference design implements a 600W bidirectional single-stage DC-AC inverter based on cycloconverter (AC-DAB) topology and TI GaN power stages. The design supports up to 60V and \pm 16A on the DC side and on the single-phase, 230V_{AC} and 2.6A. The inverter supports bidirectional power flow and can be used for various applications, such as a solar micro inverter or Battery Energy Storage System (BESS).

Resources

TIDA-010954 Design Folder
LMG2100R026, LMG3650R035 Product Folder
TMS320F28P550SJ Product Folder
TMCS1123, TMCS1133, INA185 Product Folder
ISO6762, UCC33421-Q1 Product Folder




Ask the TI E2E[™] support experts

Features

- Single stage DC-AC and AC-DC converter for photovoltaic (PV) or BESS application
- Bidirectional power flow and reactive power compensation capable
- Digital control implemented in a single controller: TMS320F28P55x
- Industrial temperature range (–40°C to +85°C)

Applications

- · Micro inverter
- Power conversion system (PCS)







1 System Description

Energy sustainability and security are accelerating the demands for renewable energy like solar and energy storage systems. In residential use cases, micro inverters present a good trade-off in terms of cost and efficiency together with a simple end-user installation. Conversely, the energy storage system becomes a challenge in existing micro inverters due to the lack of a bidirectional converter in this end-equipment.

This reference design is intended to show an implementation of a single-stage bidirectional microinverter. This design has no heat sink and the components are mounted primarily on the top side. The dimensions of the board are 290mm × 100mm × 32mm, thus leading to the calculated power density of 640W/L.

1.1 Terminology

CCV Cycloconverter

DAB Dual Active Bridge

ZVS Zero Voltage Switching

PV Photovoltaic

MPPT Maximum Power Point Tracking

THD Total harmonic Distortion
PR Proportional-Resonant
PLL Phase Locked Loop
PWM Pulse Width Modulation

PS Phase shift DT Dead time

1.2 Key System Specifications

PARAMETER	VALUE
Input DC voltage range	27V to 60V
Maximum input DC current	16A
Switching frequency	300kHz to 600kHz
Nominal Output AC voltage	230V _{AC}
Nominal Output AC current	2.6A
Nominal Output power	600W
Peak Efficiency	96.1%
Board dimensions	290mm × 100mm × 32mm

www.ti.com System Overview

2 System Overview

2.1 Block Diagram




Figure 2-1. TIDA-010954 Block Diagram

2.2 Design Considerations

The design is composed of two parts: the DC side and the AC side.

The DC side has input voltage and current measurement circuits followed by a bank of electrolytic capacitors for handling the power ripple and full-bridge low-voltage primary side switches. The AC side has a half-bridge secondary side cycloconverter, filtering network, grid voltage, and current measurement.

ISTRUMENTS System Overview www.ti.com

2.2.1 Input Capacitors Selection




Figure 2-2. DC Input and Current Measurements

As Section 3.4 explained, in the design needs significant input capacitors to maintain power ripple and low input voltage variation.

In this design, the MPP deviation is defined as 1%, this means that > 99% of the maximum possible power is delivered to the inverter input. PV panels from several top manufacturers change output power for 1% from MPP if the voltage changed for ±4% from V_{MPP}. So input voltage ripple for input capacitors defined as 8%.

The MPP voltage for major 600W panels is more than 40V. This means the input capacitor needs to handle 600W, 100Hz power ripple with 8% voltage ripple.

Use Equation 16 to calculate the required capacitance.

About 15mF of capacitance is needed; therefore, 5 × capacitors, 3300µF, 63V, and 18mm in diameter are selected. The capacitors are installed horizontally to reduce the board height. Total capacitance is 16.5mF and the current ripple is about 2A which is lower than the maximum allowed current ripple for this type of capacitor – 2.6A.

www.ti.com System Overview

2.2.2 DC Side

Figure 2-2 shows the DC input side schematic. This image illustrates the shunt current sensing network based on INA185. The INA185 is a bidirectional, current-sense amplifier (also called a current-shunt monitor) that senses the voltage drop across a $1m\Omega$ current-sense resistor. The INA185A3 version has a gain of 100V/V and a reference of 1.65V. These parameters result in the input current range of $\pm 16.5A$. The voltage sensing is based on the low-cost TLV9002 operational amplifier.




Figure 2-3. Full-Bridge Converter

Figure 2-3 shows the full-bridge converter is comprised of two LMG2100R026 power stages. The LMG2100R026 is half-bridge power stage with integrated gate-driver and enhancement-mode Gallium Nitride (GaN) FETs. GaN FETs provide significant advantages for power conversion because these FETs have zero reverse recovery and a very small output capacitance, C_{OSS}.

System Overview Www.

2.2.3 AC Side

The AC side has a half-bridge cycloconverter developed with two AC switches. Figure 2-4 shows the AC switch schematic. The switch is made from two back-to-back LMG3650R035 devices connected in a common source configuration. This configuration allows two power stages to share a common bias power supply and a digital isolator.




Figure 2-4. High-Voltage AC Switch Schematic

The isolated power supply is formed by generating a 5V output from the isolated UCC33421-Q1 module. This 5V voltage is then utilized to supply a digital isolator, and also serves as the input to a boost converter, specifically the TLV61046 device.

The TLV61046 boost converter subsequently generates 10V for powering the gate driver stage of the LMG3650R035 switching power stage

www.ti.com System Overview

The AC side incorporates a half-bridge cycloconverter based on two AC switches. Figure 2-5 illustrates the AC switch schematic, which comprises two back-to-back connected LMG3650R035 devices in common source configuration.




Figure 2-5. AC Filtering and Measurement

This particular configuration enables two power stages to share a common bias power supply and digital isolator, simplifying the circuit arrangement and improving overall efficiency.

System Overview Www.ti.com

2.3 Highlighted Products

2.3.1 TMDSCNCD28P55X - controlCARD Evaluation Module

TMDSCNCD28P55X is a low-cost evaluation and development board for TI's C2000™ MCU series of F28P55x devices. The device comes with a HSEC180 (180-pin high-speed edge connector) and, as a controlCARD, the device is an excellent choice for initial evaluation and prototyping. For evaluation of the TMDSCNCD28P55X, a 180-pin docking station TMDSHSECDOCK is required and can be purchased separately, or as a bundled kit.

2.3.1.1 Hardware Features

The TMDSCNCD28P55X hardware features follow:

- Isolated onboard XDS110 USB-to-JTAG debug probe enables real-time in-system programming and debugging
- Standard 180-pin controlCARD HSEC interface
- · Analog I/O, digital I/O, and JTAG signals at card interface
- Hardware files are in C2000Ware at boards\controlCARDs\TMDSCNCD28P55X

2.3.1.2 Software Features

The TMDSCNCD28P55X software features include:

- TI Code Composer Studio IDE integrated development environment for TI microcontrollers and embedded processors
- Software development kits (SDK)
- C2000Ware low-level device drivers and examples
- MotorControl SDK motor control system development for various three-phase motor control applications
- DigitalPower SDK digital Power system development for various AC-DC, DC-DC and DC-AC power supply applications

2.3.2 LMG2100R026 - 100V, 53A GaN Half-Bridge Power Stage

The LMG2100R026 device is a 93V continuous, 100V pulsed, 53A half-bridge power stage, with integrated gate-driver and enhancement-mode Gallium Nitride (GaN) FETs. The device consists of two GaN FETs driven by one high-frequency GaN FET driver in a half-bridge configuration. GaN FETs provide significant advantages for power conversion because the GaN FETs have zero reverse recovery and very small input capacitance C_{ISS} and output capacitance C_{OSS} . The driver and the two GaN FETs are mounted on a completely bond-wire free package platform with minimized package parasitic elements. The LMG2100R026 device is available in a 7.0mm \times 4.5mm \times 0.89mm lead-free package and can be easily mounted on PCBs. The TTL logic compatible inputs can support 3.3V and 5V logic levels regardless of the VCC voltage. The proprietary bootstrap voltage clamping technique provides the gate voltages of the enhancement mode GaN FETs are within a safe operating range. The device extends advantages of discrete GaN FETs by offering a more user-friendly interface. This device is an excellent choice for applications requiring high-frequency, high-efficiency operation in a small form factor.

2.3.3 LMG365xR035 - 650V 35mΩ GaN FET With Integrated Driver and Protection

The LMG365xR035 GaN FET with integrated driver and protection is targeted at switch-mode power converters and enables designers to achieve new levels of power density and efficiency. Adjustable gate driver strength allows the control of turn on and maximum turn off slew rates independently, which can be used to actively control EMI and optimize switching performance. Turn on slew rate can be varied from 10V/ns to 100V/ns, while the turn off slew rate can be limited from 10V/ns to a maximum based on the magnitude of load current. Protection features include undervoltage lockout (UVLO), cycle-by-cycle overcurrent limit, short-circuit and overtemperature protection. The LMG3651R035 provides a 5V LDO output on LDO5V pin that can be used to power external digital isolator. The LMG3656R035 includes the zero-voltage detection (ZVD) feature which provides a pulse output from the ZVD pin when zero-voltage switching is realized. The LMG3657R035 includes the zero-current detection (ZCD) feature that sets the ZCD pin high when the drain-to-source current is negative and transitions to low upon detecting the zero-crossing point.

www.ti.com System Overview

2.3.4 TMCS1123 - Precision 250kHz Hall-Effect Current Sensor With Reinforced Isolation

The TMCS1123 is a galvanically isolated Hall-effect current sensor with industry leading isolation and accuracy. An output voltage proportional to the input current is provided with excellent linearity and low drift at all sensitivity options. Precision signal conditioning circuitry with built-in drift compensation is capable of less than 1.4% maximum sensitivity error over temperature and lifetime with no system level calibration, or less than 0.9% maximum sensitivity error including both lifetime and temperature drift with a one-time calibration at room temperature. AC or DC input current flows through an internal conductor generating a magnetic field measured by integrated, on-chip, Hall-effect sensors. Coreless construction eliminates the need for magnetic concentrators. Differential Hall sensors reject interference from stray external magnetic fields. Low conductor resistance increases measurable current ranges up to ±96A while minimizing power loss and easing thermal dissipation requirements. Insulation capable of withstanding 5kV_{RMS}, coupled with a minimum of 8mm creepage and clearance, provides high levels of reliable lifetime reinforced working voltage. Integrated shielding enables excellent common-mode rejection and transient immunity. Fixed sensitivity allows the device to operate from a single 3V to 5.5V power supply, eliminating ratiometry errors and improving supply noise rejection.

2.3.5 TMCS1133 - Precision 1MHz Hall-Effect Current Sensor With Reinforced Isolation

The TMCS1133 is a galvanically isolated Hall-effect current sensor with industry leading isolation and accuracy. An output voltage proportional to the input current is provided with excellent linearity and low drift at all sensitivity options. Precision signal conditioning circuitry with built-in drift compensation is capable of less than 1.4% maximum sensitivity error over temperature and lifetime with no system level calibration, or less than 0.9% maximum sensitivity error including both lifetime and temperature drift with a one-time calibration at room temperature. AC or DC input current flows through an internal conductor generating a magnetic field measured by integrated, on-chip, Hall-effect sensors. Coreless construction eliminates the need for magnetic concentrators. Differential Hall sensors reject interference from stray external magnetic fields. Low conductor resistance increases measurable current ranges up to ±96A while minimizing power loss and easing thermal dissipation requirements. Insulation capable of withstanding 5kV_{RMS}, coupled with a minimum of 8mm creepage and clearance, provides high levels of reliable lifetime reinforced working voltage. Integrated shielding enables excellent common-mode rejection and transient immunity. Fixed sensitivity allows the device to operate from a single 3V to 5.5V power supply, eliminating ratiometry errors and improving supply noise rejection.

2.3.6 INA185 - 26V, 350kHz, Bidirectional, High-Precision Current Sense Amplifier

The INA185 current sense amplifier is designed for use in cost-sensitive space-constrained applications. This device is a bidirectional, current-sense amplifier (also called a current-shunt monitor) that senses the voltage drop across a current-sense resistor at common-mode voltages from -0.2V to +26V, independent of the supply voltage. The INA185 integrates a matched resistor gain network in four, fixed-gain device options: 20V/V, 50V/V, 100V/V, or 200V/V. This matched gain resistor network minimizes gain error and reduces the temperature drift. The INA185 operates from a single 2.7V to 5.5V power supply. The device draws a maximum supply current of $260\mu\text{A}$ and features high slew rate and bandwidth making this device an excellent choice for many power-supply and motor-control applications. The INA185 is available in an industry standard SC70 package and low profile 6-pin, SOT-563 package. The SOT-563 package has a body size of size of only 2.56mm^2 , including the device pins. All device options are specified over the extended operating temperature range of -40°C to $+125^{\circ}\text{C}$.



System Overview www.ti.com

2.3.7 LM5164 – 100V Input, 1A Synchronous Buck DC-DC Converter With Ultra-Low IQ

The LM5164 synchronous buck converter is designed to regulate over a wide input voltage range, minimizing the need for external surge suppression components. A minimum controllable on-time of 50ns facilitates large step-down conversion ratios, enabling the direct step-down from a 48V nominal input to low-voltage rails for reduced system complexity and design cost. The LM5164 operates during input voltage dips as low as 6V, at nearly 100% duty cycle if needed, making this device an excellent choice for wide input supply range industrial and high cell count battery pack applications. With integrated high-side and low-side power MOSFETs, the LM5164 delivers up to 1A of output current. A constant on-time (COT) control architecture provides nearly constant switching frequency with excellent load and line transient response. Additional features of the LM5164 include ultra-low I_Q and diode emulation mode operation for high light-load efficiency, remarkable peak and valley overcurrent protection, integrated V_{CC} bias supply and bootstrap diode, precision enable and input UVLO, and thermal shutdown protection with automatic recovery. An open-drain PGOOD indicator provides sequencing, fault reporting, and output voltage monitoring. The LM5164 is available in a thermally-enhanced, 8-pin SO PowerPAD™ integrated circuit package. The 1.27mm pin pitch provides adequate spacing for high-voltage applications.

2.3.8 ISO6762 - General-Purpose Six-Channel Reinforced Digital Isolators With Robust EMC

The ISO676x devices are high-performance, six-channel digital isolators excellent for cost-sensitive applications requiring up to 5000V_{RMS} isolation ratings per UL 1577. These devices are also certified by VDE, TUV, CSA, and CQC. The ISO676x devices provide high electromagnetic immunity and low emissions at low power consumption, while isolating CMOS or LVCMOS digital I/Os. Each isolation channel has a logic input and output buffer separated by TI's double capacitive silicon dioxide (SiO₂) insulation barrier. The ISO676x family of devices is available in all possible pin configurations such that all six channels are in the same direction, or one, two, or three channels are in reverse direction while the remaining channels are in forward direction. In the event of input power or signal loss, the default output is high for devices without suffix F and low for devices with suffix F. Used in conjunction with isolated power supplies, these devices help prevent noise currents on data buses, such as UART, SPI, RS-485, RS-232, and CAN from damaging sensitive circuitry. Through remarkable chip design and layout techniques, the electromagnetic compatibility of the ISO676x devices is significantly enhanced to ease system-level ESD, EFT, surge, and emissions compliance. The ISO676x family of devices is available in a 16-pin SOIC wide-body (DW) package and is a pin-to-pin upgrade to the older generations.

www.ti.com System Design Theory

3 System Design Theory

3.1 Isolation for Solar Inverters

PV micro inverters require an isolation between PV panels and the AC grid because of a variety of reasons, such as the following:

- · Electrical safety
- · Mitigation of common-mode currents flowing between the panels and the grid
- · High input-to-output voltage ratio

From a safety point of view, micro inverters combined with PV panels are commonly installed by the end-user, thus reinforced isolation between the panel and grid side is required to mitigate the electrical shock hazard from AC grid side.

The common-mode currents are a well-known challenge in PV applications due to PV surfaces exposed over grounded roofs or other surfaces in the proximity. This enormous quantity of surface leads to high parasitic capacitance between the panels and the ground (up to 200nF/kW). This parasitic capacitance can cause high common-mode current flowing into the system when common-mode voltage of the converters is not mitigated enough. A common strategy to significantly reduce the parasitic currents flowing in the system is using an isolation stage between the panels and the grid.




Figure 3-1. PV Panel Parasitic Capacitance




Figure 3-2. Blocking Common-Mode Noise

System Design Theory Www.ti.com

3.2 Topology Overview

The cycloconverter is a topology that converts one high frequency AC waveform to another AC waveform with lower frequency. This approach eliminates the usage of an additional intermediate stage with the high-voltage DC-Link. This can increase efficiency, reduce size, and save cost. This converter can be implemented in multiple combination as DC-AC, AC-AC, 3ph AC-1ph AC and other combinations. This reference design is focused on the single-phase DC-AC operation. Figure 3-3 shows the block diagram.

The considered cycloconverter consists of:

- A full H-bridge on the DC side
- · A half-bridge cycloconverter on the AC side
- · A high-frequency transformer
- Transformer leakage inductance or an external inductor. This inductor determines the power transfer between the two bridges.

PWM (Pulse Width Modulation) is applied to all the power devices. On the AC side, two voltage levels are applied across the inductor. On the DC side, three voltage levels are applied. The power transfer is controlled by shifting the phase between the voltage waveforms on the primary and secondary sides.




Figure 3-3. Simplified Block Diagram

Figure 3-3 shows that on the DC side, the cycloconverter consists of a traditional full H-bridge to generate a high-frequency rectangular AC waveform from the DC voltage source. This high-frequency AC voltage is applied to the high-frequency transformer. Due to the full-bridge structure, the DC side voltage has three levels: $+V_{DC}$, 0, and $-V_{DC}$. The formed AC waveform multiplied by the transformer ratio is applied to the left side of the inductor.

The AC side half-bridge is composed of two AC switches (S1 and S2). Each of the AC switches is composed of two unidirectional GaN power stages connected in common source. The common-source connection allows the AC switch to operate when the voltage of the grid is both positive and negative.

During the operation of the AC switch, one GaN device operates as rectifier and the second operates as a high-frequency switching device. The rectifier device is constantly turned-on for a half cycle of the grid voltage. The switching power stage operates on the same frequency as the DC-side forming high-frequency voltage across the inductor on the AC side. For example, when the AC voltage is positive, S1B and S2B are acting as rectifiers and are constantly turned on when S1A and S2A are switching. On grid zero crossing, the power stages exchange roles: when AC voltage is negative, S1A and S2A are constantly turned on and S1B and S2B are switching. To avoid shoot through, the switching devices have a dead time. During the dead time, both switching devices are turned off. Importantly, during this dead-time period, rectification devices provide a path for inductor current.

On the AC side, the voltage is following the grid and is always changing. The switching frequency for the inverter is significantly higher than the grid frequency. This allows consideration of the AC side voltage as constant voltage within each individual switching cycle.

ww.ti.com System Design Theory

Due to the half-bridge structure, the AC side voltage generates two level voltage: $+V_{AC}/2$ and $-V_{AC}/2$, where V_{AC} is the instantaneous grid voltage level. The half-bridge structure also means 2 × higher RMS current and higher conduction losses than full bridge. Nevertheless, for lower power converters, using the half-bridge topology can reduce system cost. For high-power designs, the full-bridge structure can provide a significant efficiency advantage. Full-bridge topology gives several benefits such as lower RMS current, higher voltage gain, and better EMI. One additional benefit for the full-bridge configuration is that this configuration has an ability to have three level voltage on the AC and increased range of ZVS switching.

The cycloconverter topology can be simplified and considered as a dual active bridge converter (DAB). As an example, for positive grid voltage, S1B and S2B operate as rectification switches and these switches are constantly turned on. Thus, S1B and S2B can be removed from the consideration; therefore, simplifying the DAB schematic with S1A and S2A operating as a half-bridge on the AC side. In comparison to regular DC-DAB, the considered AC-DAB has a few challenges:

- The voltage on the grid side changes and the voltage is not constant
- The AC side voltage has very wide voltage range, from 0 to $V_{\text{AC_PEAK}}$
- · Need to achieve ZVS in wide voltages and load ranges
- The peak instantaneous power is twice the average power
- The 100Hz power ripple needs to be handled by the DC electrolytic capacitors




Figure 3-4. Equivalent Circuit of the Cycloconverter in DAB When Grid Voltage is Positive

3.3 Control Theory

The DAB converter consists of two voltage sources on the primary and secondary sides and a transformer with an inductor between the sides. The voltage sources and switch networks form high-frequency AC square waveforms across the inductor.

In the case of a full-bridge switching network, the AC square voltage generator can form $+V_{DC}$, 0, and $-V_{DC}$ voltage. In the case of a half-bridge switching network, the AC voltage generator can form only $+V_{AC}/2$ and $-V_{AC}/2$ voltage. In case of this reference design, the DC side has full-bridge and AC side has half-bridge configuration.

Note

From this point in the document to the end of the document, the DC side is called primary and the AC side is called the secondary side.

Each leg in the bridges has a 50% duty cycle and the power flow is controlled by changing the phase shift between legs. The phase shift between primary side leg is called internal phase shift. This phase shift determines the width of the voltage pulse applied to the inductor from the primary side. The secondary side does not have internal phase shift ability due to the half-bridge nature. Nevertheless, the controller has the ability to control the phase shift between centers of the primary and secondary side voltage pulses. This phase shift is commonly called external, or fundamental phase shift. The power transfer has much higher sensitivity to the external phase shift, so power transfer is commonly used for the output power regulation. The internal phase shift is commonly used for optimization purposes to decrease RMS current and extend ZVS range.

System Design Theory Www.ti.com

3.3.1 Single and Extended Phase Shift Modulation Technique

The dual active bridge has a variation of different control methods with several degrees of freedom. Two popular methods are the Single Phase Shift (SPS) method and the Extended Phase Shift (EPS). The SPS uses only external phase shift to control output power while EPS uses both external and internal phase shift.

In SPS control, primary side legs are switching with fixed 180 degree internal phase shift and the voltage formed on the primary side is $+V_{DC}$ or $-V_{DC}$.

The single phase control is very simple and can be efficient for high load, but ZVS cannot be achieved on light loads and significant circulating currents across the inductor cause increased losses. The ZVS range can vary, depending on load and input/output voltage ratio.

To extend ZVS range and reduce circulating current, use the EPS control. The main difference for EPS is that the internal phase shift is not fixed to 180 degrees. By controlling the internal phase shift, the controller can apply three voltage levels: $+V_{DC}$, 0, and $-V_{DC}$, and manipulate the width of voltage pulses across the primary side of the inductor.




Figure 3-5. SPS and EPS Control Waveforms

This approach can increase ZVS range and decrease circulating power, but adds control complexity due to two degrees of freedom for the controller.

3.3.2 Zero Voltage Switching and Circulating Current

Zero Voltage Switching (ZVS) can significantly reduce switching losses and increase efficiency. To realize ZVS, the current flows from drain-to-source and discharge C_{OSS} capacitance prior to turn on. In the DAB converter, the realization of ZVS plays a critical role because the switching frequency is high.

Consider a switching event for the Q1, Q2 leg of the DC side. Figure 3-6 shows that in the prior switching event, Q2 turned on and the current in the inductor flows. In the figure, parasitic C_{OSS} and body diode is shown for Q1.




Figure 3-6. Prior Switching

www.ti.com System Design Theory

At the switching event, the controller turns off Q2 first and the dead time starts. The current flowing from transformer is almost constant because the current is driven by Lk on the secondary side. When Q2 is turned off, the current must go through Q1. This current starts to flow into the parasitic C_{OSS} capacitance of Q1 and is discharged.




Figure 3-7. Coss Discharge

When the C_{OSS} is fully discharged, the body diode becomes negative biased and the diode starts to conduct. For GaN devices, this mode is commonly called third quadrant conduction. This mode can have significant losses due to high source-to-drain voltage in the third quadrant. TI recommends keeping the dead time reasonable so the losses remain low.




Figure 3-8. Third Quadrant Conduction

Finally, when the dead time is finished the controller turns Q1 on. The current starts to flow through the switch. This turn on is called a soft switch because there is almost no voltage loss, no current overlapping loss, and no C_{OSS} losses.




Figure 3-9. Soft Switching

There are three switching conditions:

- Full-ZVS
- Partial-ZVS
- · Hard switch

If the current flowing from source-to-drain is able to fully discharge parasitic C_{OSS} capacitance within the dead time, the ZVS condition is satisfied and this switching is called full soft switch.



System Design Theory www.ti.com

In case the current at the switching event is not enough to discharge C_{OSS} within dead time - the switching is partial ZVS. The parasitic capacitor still has stored energy that is dissipated in the switch at the turn-on event. This decreases efficiency and increases switch temperature. The increase of the dead time and turn-off current helps to make the switching softer.

In case the current at the switching event flows in the opposite direction, the switching is fully hard. Full energy stored in the C_{OSS} is dissipated in a switch. The increase of DT has no effect on switching behavior in this case. The controller needs to optimize the modulation parameters to achieve the correct direction of the current at the switching event. In many cases, phase shift angles or frequency can be optimized to increase range when ZVS is feasible. Nevertheless, in some conditions (for example, very light load) it is not possible to achieve ZVS for all legs.

Circulating current is very important for DAB. The circulating current is analogous with reactive current in grid systems. Like reactive current, the circulating current causes additional conduction losses. But unlike reactive current in a grid, the circulating current in DAB can be useful in some cases.

To illustrate the role of circulating current consider the SPS mode of DAB. The current transferred to the secondary side increases with the increase of the fundamental phase shift. Together with the active current increase, the circulating current is increased. When the primary- and secondary-side voltages have different polarities, the converter changes the direction of the current in the inductor (circulating time). During circulating time, DAB discharges the inductor current to zero and then recharges the inductor back with opposite polarity. This discharge and recharge does not contribute to the power transfer and has two negative effects. The first effect is basically conduction losses during the discharge and recharge process. The longer this process takes, the bigger the circulating losses are in the system. Second, the circulating time reduces active time in the power transfer cycle. This means that with shorter active time, the converter needs higher current amplitude to deliver the same average current to the output.




Figure 3-10. Output Current vs Circulating Current

The output current is increasing if the fundamental phase shift increases from 0 to 0.25 of the switching period. Nevertheless, the RMS current increases drastically if PS is higher than 0.125 while the active current increase is not so significant. So using fundamental phase shift higher than ±0.125 is not recommended in SPS mode.

Conversely, this circulating current provides the turn-off current for ZVS realization in DAB. Typically, the converter is designed to keep circulating current as small as needed to achieve ZVS. The internal phase shift in EPS method and frequency variation can be leveraged to control the amount of circulating current in the system.

www.ti.com System Design Theory

3.3.3 Optimized Control Method

In the case of the fixed frequency DAB converter with half-bridge, the designer has two values of control: internal and fundamental phase shift. The control algorithm needs to be designed to deliver reference current to the grid, thus fundamental phase shift is typically dependent on output current requirement and internal phase shift. The internal phase shift has some degree of freedom to optimize ZVS behavior. The optimized control method for this reference design is considered in [2].

In the optimized control method, the extended phase shift (EPS) is implemented with two modes of operation. In mode III, the positive pulse of V_P is fully located inside the positive V_S pulse. In mode II, the positive pulse of V_P overlaps with both the positive and negative V_S pulse. Mode I has a positive pulse for V_P , is fully located inside the negative V_S pulse. Mode I has significant circulating current and is not considered.




Figure 3-11. Mode III of Operation

Mode III has lower RMS current and is preferred for light loads, while mode II is used for high loads.




Figure 3-12. Mode II of Operation

The range of D1 is the internal phase shift with a range of 0 to 0.5 where 0 means the maximum primary side pulse width and 0.5 means minimum primary side pulse width. D2 is the fundamental phase shift with range -0.25 to +0.25, where positive values means power flow from the DC side to AC side.



By definition of the operation modes, Equation 1 shows the only possible mode III operation.

$$D1 > 2 \times |D2| \tag{1}$$

Equation 2 defines the normalized output current.

$$I_{N} = \frac{N \times V_{DC}}{4 \times f_{SW} \times L_{K}} \tag{2}$$

where

- V_{DC} is the DC side voltage
- N = transformer secondary to primary turns ratio
- Fs = switching frequency
- Lk = inductor value

The fundamental phase shift D2 is used to regulate output current, thus D2 is predefined by current reference and D1.

$$\begin{cases} D2_{II} = \frac{1 - \sqrt{1 - 4 \times M - 4 \times D1^2}}{4} \times sgn\left(I_{REF}\right) \\ D2_{III} = \frac{M}{2 \times (1 - 2 \times D1)} \times sgn\left(I_{REF}\right) \end{cases}$$
(3)

where

M = | I_{REF}/I_N | is the current transmission ratio

The internal phase shift is calculated with ZVS requirements. The control method defines ZVS requirements as zero current trajectories for the primary side lagging arm in Equation 4. The primary side leading arm can always realize ZVS, so the primary side is not considered.

$$\begin{cases}
D1_{\text{II, PRI}} = \frac{(2-m) - \sqrt{(2+m)^2 - (2 \times m^2 - (2 \times m^2 + 4 \times m + 4) \times (1 + m^2 \times (M - 0.25)))}}{2 \times m^2 + 4 \times m + 4} \\
D1_{\text{III, PRI}} = 0.25 - 0.5 \times \sqrt{\left|\frac{m \times M}{1 - 0.5 \times m}\right|}
\end{cases}$$
(4)

where

• $m = |V_{AC}|/N \times V_{DC}$ is the voltage gain

If the requirement in Equation 5 is satisfied, the converter can operate in mode III to realize ZVS. In this case $D1_{III,PRI}$ is used as the primary side requirement. Otherwise, the converter needs to operate in mode II and $D1_{II,PRI}$ is used. If the control algorithm keeps $D1 < D1_{PRI}$ then primary side lagging arm can realize ZVS.

$$D1_{PRI} = \begin{cases} D1_{II, PRI, M} \ge D1_{III, PRI} \times (1 - 2 \times D1_{III, PRI}) \\ D1_{III, PRI, otherwise} \end{cases}$$
(5)

www.ti.com System Design Theory


Equation 6 defines the ZVS requirement for secondary-side switches.

$$\begin{cases} D1_{\text{II, SEC}} = \sqrt{\max\left\{0, \ 0.25 - M - \frac{m^2}{16}\right\}} \\ D1_{\text{III, SEC}} = 0.5 - 0.25 \times m \end{cases}$$
(6)

$$D1_{SEC} = \begin{cases} D1_{II, SEC}, M \ge D1_{III, SEC} \times (1 - 2 \times D1_{III, SEC}) \\ D1_{III, SEC}, \text{ otherwise} \end{cases}$$
 (7)

Similarly, if the requirement in Equation 7 is satisfied the $D1_{III,SEC}$ value is used as secondary side requirement, otherwise the $D1_{II,SEC}$ value is used. If the control algorithm keeps $D1 > D1_{SEC}$, then the primary side lag arm can realize ZVS.

Figure 3-13 and Figure 3-14 show the calculated ZVS requirement curves within a grid cycle.






Figure 3-13. ZVS Curves Over AC Half Wave at High Load

Figure 3-14. ZVS Curves Over AC Half Wave at Medium Load

As the trajectories illustrate, at the beginning of the grid sinusoid, the converter starts in mode III and then, due to increased voltage gain and load, transitions to mode II.

On light load, achieving Zero Voltage Switching (ZVS) for both primary and secondary side across zero crossing is easy, but achieving ZVS near to grid amplitude voltage is difficult. Conversely, at heavy load, the ZVS requirements for the distance between primary and secondary sides becomes narrower, making it hard to achieve ZVS across zero crossing. However, in this situation, achieving ZVS around grid amplitude voltage becomes easier.

There are two points where D1 and D2 are crossed – this is the mode transition point. There is no possibility of achieving ZVS for both primary lag and secondary sides because the turn-off current is very close to 0 at this point.

Equation 8 calculates how the controller uses a weighted sum from these two requirements to calculate the final value for D1.

$$D1 = \alpha \times D1_{PRI} + (1 - \alpha) \times D1_{SEC}, \ \alpha \in (0, 1)$$
(8)

where

• α is the weighting coefficient

The weighted coefficient can be used to balance behavior of the primary and secondary sides. If the coefficient comes close to 1, the final D1 going closer to primary ZVS requirement giving less room for ZVS realization for the primary side, in the same time giving more room for ZVS on the secondary side. Typically the C_{OSS} stored energy on the high-voltage switches is significantly higher and from the efficiency perspective, a balance with higher values for α gives slightly better results.

System Design Theory Www.ti.com

3.3.4 Dead-Time Compensation

As previous sections in this design guide illustrate, the dead time plays an important role in ZVS realization. Unfortunately ZVS cannot be realized in the full range of voltage gains and loads, especially at the mode change point. When the converter loses ZVS for one of the legs, the effective phase shift changes causing distortion in the output current waveform.

The reason for the phase shift change is as follows: real applications employ switches with inherent dead time to prevent shoot-through and allow current to discharge in the switches. When Zero Voltage Switching (ZVS) is enabled, both the primary and secondary sides initiate the changes immediately upon the complementary switch being turned off. In cases of good ZVS, a new voltage is reached before the dead time expires.

A hard switch keeps the voltage unchanged until a turn-on event forces the voltage to a new level at the end of dead time.




Figure 3-15. Phase Shift Variations

Dead-time effects alter the effective phase shift. Implementation of ZVS across different legs introduces varying changes in D1 and D2. Table 3-1 shows the compensation values for different legs.

Table 3-1. Dead-Time Compensation Values

ZVS REALIZATION	COMPENSATION FOR D1	COMPENSATION FOR D2
Primary lead	-DT _{DC}	+DT _{DC} /2
Primary lag	+DT _{DC}	+DT _{DC} /2
Secondary	0	-DT _{AC}

To understand the ZVS realization, the controller calculates switch currents for all legs. Table 3-2 shows equations for turn-off current calculation.

Table 3-2. Equations for Turn-Off Currents

	MODE II	MODE III
Primary lead	$\frac{\left \text{N} \times \text{V}_{\text{DC}} \times \left(\text{D1} - \frac{1}{2} \right) + \left \text{V}_{\text{G}} \right \times \left(\frac{\text{D1}}{2} - \text{D2} + 0.25 \right)}{2 \times \text{F}_{\text{SW}} \times \text{L}_{\text{K}}} \right $	$\frac{N \times V_{DC} \times \left(D1 - \frac{1}{2}\right) + V_G \times 0.25}{2 \times F_{SW} \times L_K}$
Primary lag	$\frac{N \times V_{DC} \times \left(-D1 + \frac{1}{2}\right) + V_G \times \left(\frac{D1}{2} + D2 - 0.25\right)}{2 \times F_{SW} \times L_K}$	$\frac{N \times V_{DC} \times \left(-D1 + \frac{1}{2}\right) + V_G \times \left(\frac{D1}{2} + D2 - 0.25\right)}{2 \times F_{SW} \times L_K}$
Secondary	$\frac{ N \times V_{DC} \times \left(2 \times D2 - \frac{1}{2}\right) + V_G \times 0.25}{2 \times F_{SW} \times L_K}$	$\frac{N \times V_{DC} \times \left(D1 - \frac{1}{2}\right) + V_G \times \left(-\frac{D1}{2} + D2 + 0.25\right)}{2 \times F_{SW} \times L_K}$

If the calculated turn-off current is negative, then compensation can be applied with these switches. However, in real applications just positive current is not enough to realize ZVS, because the switches require some significant current to discharge C_{OSS} within the dead time. If this current is not enough, there can be partial soft switching. So the compensation value in Table 3-1 needs to be linearized. In the linear compensation approach, additional linear coefficient K_{COMP} is calculated in equation Equation 9 and applied to dead-time compensation values in Table 3-1.

www.ti.com System Design Theory

$$K_{COMP} = \min\left\{1, \frac{I_{ZVS} - I_S}{I_{ZVS}}\right\} \tag{9}$$

where

- I_S is the switch current
- · I_{ZVS} is the desired current for full ZVS

The coefficient determines how hard the switching event is for this leg. Zeroing out the coefficient indicates that the turn-off current in this leg is sufficient to fully realize ZVS. However, when the coefficient is 1, the switching event is fully hard and the controller must apply full compensation effort to D1 and D2 values. The system designer chooses the desired I_{ZVS} after characterizing the system. Notably, I_{ZVS} can differ for primary and secondary sides because C_{OSS} varies.

Deployment of the proposed compensation measures significantly reduces current spikes in the grid and improves THD for the converter.

3.3.5 Frequency Modulation

As the trajectories show, in Section 3.3.3, ZVS realization is different in different loads, voltages, and modes. At light load in mode III, the controller has wide room between primary and secondary ZVS requirements, this means that there is a lot of current circulating in the system. By changing the frequency, the distance between the primary and secondary ZVS requirements can be narrowed and reduce the circulating current.

In grid sine waves with high peaks, a low load causes a lack of primary side ZVS. The load coefficient M is defined as the ratio of I_{REF} to I_N . I_N is dependent on L_K and the switching frequency. The controller can increase switching frequency at light loads to increase relative load M by decreasing I_N .

The best switching frequency is defined by the frequency that achieves the desired distance Δ between primary and secondary ZVS requirements. This Δ is selected by the system designer following a thorough characterization of the system.

Derive the equations for the best switching frequency from Equation 4 and Equation 6. Equation 10 and Equation 11 are the final equations.

$$F_{SW,III} = \frac{N \times V_{DC} \times \left(\frac{m}{2} - 2*\Delta\right)^2 \times \left(1 - \frac{m}{2}\right)}{4 \times L_K \times |I_{REF}| \times m} \tag{10}$$

$$F_{SW,\,II} = \frac{N \times V_{DC} \times (8 \times \Delta^2 \times m^2 + 16 \times \Delta^2 \times m + 16 \times \Delta^2 - 8 \times \Delta \times m - 16 \times \Delta - m^2 + 4)}{16 \times L_K \times |I_{REF}| \times m^2} \tag{11}$$

An increase of F_{SW} is because of an increase in the relative load M of the converter. The increased load in mode III of operation reduced the distance between the primary and secondary ZVS requirements but at the same time reduced the RMS current. In mode II the increase of F_{SW} helps to have the minimum load required by the primary lagging arm to keep the current positive at the positive voltage pulse, thus achieving ZVS.

The trajectories clearly show that with heavy loads, the calculated switching frequency is low, limited by the F_{SW_MIN} requirement. Conversely, when working under light loads, the frequency rises to maximum (F_{SW_MAX}) saturation mark. With moderate loads, however, the frequency exhibits significant variability and achieves ZVS over a broad range while maintaining circulation current at a low level.

3.3.6 Controller Block Diagram

Figure 3-16 shows the block diagram of the controller. The controller contains an MPPT block that produces a reference current amplitude. The amplitude is then multiplied by the sine output of the Stationary-Frame Orthogonal Generalized Integrator (SOGI) PLL block facilitating utilization in the cycloconverter control. The cycloconverter control has a feedforward block, dead-time compensation, PI and PR controllers. The final D1 and D2 values are then calculated to come to the modulator that generates corresponding PWM signals.



System Design Theory www.ti.com




Figure 3-16. Controller Block Diagram

The modulator uses four ePWM channels in the C2000 MCU in up and down counting mode. Figure 3-17 shows the waveform generation timing diagram.




Figure 3-17. PWM Timing Diagram

www.ti.com System Design Theory

3.4 MPPT and Input Voltage Ripple

Single phase power applications have significant power ripple. The frequency of this ripple is twice the grid frequency

Equation 12 shows the average power transferred to grid.

$$P_{AVG} = V_{RMS} \times I_{RMS} \times \cos(\varphi) \tag{12}$$

Equation 13 calculates the voltage in the grid following the sine law.

$$V(t) = \sqrt{2} \times V_{RMS} \times \sin(\omega t) \tag{13}$$

When power factor equals 1, the current in the grid is following the sine wave too, see Equation 14.

$$I(t) = \sqrt{2} \times I_{RMS} \times \sin(\omega t) \tag{14}$$

Equation 15 is the equation for instantaneous power for a single-phase system.

$$P(t) = 2 \times V_{RMS} \times I_{RMS} \times \sin^2(\omega t) = V_{RMS} \times I_{RMS} \times (1 + \cos(2 \times \omega t))$$
(15)

Equation 15 reveals that the instantaneous power consists of a constant part, which represents the average power, and an alternating part possessing twice the grid frequency, characterized as power ripple. This equation also shows that the instantaneous power exhibits variations ranging from zero up to double the average power.

In traditional two-stage inverter approaches, such as LLC plus totem pole configurations, the power ripple is typically managed by the DC-Link capacitors located within the high-voltage DC-AC stage. These DC-Link capacitors can effectively handle voltage ripples of 20% or higher. By contrast, the low-voltage to high-voltage LLC stage is generally designed with a focus on maximum average power capability.

In the single-stage approach, there is no DC-Link capacitor to handle the power ripple, so the converter must be designed to transfer both average power and power ripple to the AC side.

The input of the inverter comes from a PV panel that can be considered as a current source. The power output of this source depends on several factors, including irradiation received by the panel, panel voltage, panel temperature, and so forth.

This indicates that the input capacitors serve as intermediate energy storage elements within each grid cycle. As a result, the input voltage of the converter experiences some ripple, which is directly reflected onto the operating voltage of the PV panel.

Figure 3-18 illustrates the P-V curve of a typical solar panel, demonstrating the relationship between the output of the panel and various parameters. As conditions affecting the PV panel change throughout the day, the power output also varies continuously.

The input power to the inverter remains relatively constant around the Maximum Power Point (MPP), while the output power exhibits a ripple due to these changing conditions. This causes the input voltage of the converter to experience some ripple, which is directly reflected onto the operating voltage of the PV panel. The I-V curve, shown alongside the P-V curve, shows the relationship between the output current of the panel and the output voltage. The intermediate energy storage elements within each grid cycle, provided by the input capacitors, serve to mitigate this ripple effect on the operation of the converter.




Figure 3-18. Input Voltage Ripple on P-V Curve

As Figure 3-18 shows, any change of the panel voltage from VMPP lowers the power delivered from the panel and lowers the overall output power. Fortunately, across the MPP voltage the variation of the output power is relatively low. To understand the required input capacitance, define the maximum deviation across the power point. This parameter needs to be properly selected, because a deviation that is too low can cause excessive size and cost for capacitors A deviation that is too high can cause the PV panel to operate at an unfavorable point. Typically, the designer selects 99% of the MPPT efficiency as a starting point.

The minimum required capacitance can be calculated with Equation 16.

$$C \ge \frac{P_{IN}}{2 \times \pi \times V_{IN} \times f_{AC} \times V_{RIPPLE}}$$
 (16)

where

- P_{IN} is the PV panel maximum power
- V_{IN} is the PV panel voltage at MPP
- f_{AC} is the line frequency
- V_{RIPPLF} is the desired voltage ripple

The conclusion:

- · The converter needs to be designed to handle instantaneous power two times higher than average
- The energy storage for this ripple is input capacitors
- The value of the input capacitor needs to be selected to handle maximum voltage ripple required by MPPT



4 Hardware, Testing Requirements, and Test Results

4.1 Hardware Requirements

The hardware for this reference design is composed of the following:

- TIDA-010954
- TMDSCNCD28P55X control card
- USB Type-C[®] cable
- USB isolator
- Power adapter with 5V output
- Laptop
- · Four-channel oscilloscope
- Current probe
- · Rogowski coil
- Two high-voltage differential probes rated with a voltage higher than 400V

The following equipment is used to power and evaluate the DUT:

- DC power source Elektro-Automatik EA-PS 3080-20C
- AC power source Chroma 61611
- DC load Chroma 63208A
- AC load
- Power analyzer Tektronix PA-4000

4.2 Test Setup

The recommended sequence of tests follow:

- Test of the board switches and measurement functionality (Lab 1 and 2)
- Test of DC/DC operation with low voltage and open loop (Lab 3 and 4)
- Test of DC/DC operation with low voltage and closed loop (Lab 5)
- Test of DC/DC operation with high voltage and closed loop (Lab 5)
- Test of DC/AC operation with low voltage (Lab 6, 7, 8)
- Test of DC/AC operation with high voltage (Lab 6, 7, 8)
- Test of PV to AC operation with high voltage (Lab 8, 9)

4.2.1 Board Check

Figure 4-1 shows the board connections.




Figure 4-1. Board Connections for Low-Voltage Tests

The test sequence follows:

- Connect the negative terminal of the differential probe to TP13 and the positive terminal to TP10. Connect
 the second differential probe to TP27 and TP12, respectively. Connect the Rogowski coil around transformer
 T1 secondary side wire.
- 2. Set CYCLO_LAB define in cinv_settings.h to 1
- 3. Build and download firmware to the controller and run
- 4. Import the <PSDK>\solutions\tida_010954\source\debug\lab1.txt file to the expressions view
- 5. Set following variables cyclo_iref_g = 0.0, cyclo_d1 = 0.47, cyclo_d2 = 0.0
- 6. Set cyclo_run = 1, observe that cyclo_started become 1
- 7. Observe the oscilloscope waveforms. The primary side needs to have clean, 3 level waveforms with narrow positive and negative pulses. The secondary side needs to have 2 level waveforms, the current needs to have triangular waveforms.

4.2.2 DC-DC Tests

Figure 4-2 shows the board connections.




Figure 4-2. Board Connections for DC-DC Tests

The test sequence for lab 3 follows:

- Connect the negative terminal of the differential probe to TP13 and the positive terminal to TP10.
- 2. Connect the second differential probe to TP27 and TP12, respectively.
- 3. Connect the Rogowski coil around the transformer T1 secondary side wire.
- 4. Connect the current probe to the wire going to DC load.
- 5. Set CYCLO LAB define in cinv settings.h to 3.
- 6. Configure the DC source to 7V with 10A limit, and DC load to 50V in constant voltage mode
- 7. Build and download firmware to the controller and run.
- 8. Import <DPSDK>\solutions\tida_010954\source\debug\lab3.txt file to expressions view.
- 9. Set the following variables cyclo iref g = 0.0, cyclo polarity = 1, cyclo d1 = 0.47, cyclo d2 = 0.0.
- 10. Set cyclo run = 1, observe that cyclo started becomes 1.
- 11. In 0.05 steps, decrease cyclo d1 to 0.25, observe that the primary side voltage pulse becomes wider.
- 12. Make sure the DC power source current limit still has enough margin before applying change.
- 13. In 0.02 steps, change cyclo_d2 to 0.1, observe that the center primary side pulse becomes the leading secondary pulse center. The output current increased. The input current increased too.
- 14. Observe measurements in variables cyclo_v_dc_V, cyclo_v_ac_V, cyclo_i_dc_A, and cyclo_i_ac_A

The test sequence for lab 4 follows:

- Connect the negative terminal of differential probe to TP13 and the positive terminal to TP10.
- Connect the second differential probe to TP27 and TP12, respectively.
- 3. Connect the Rogowski coil around transformer T1 secondary side wire.
- 4. Connect current probe to wire going to DC load.
- 5. Set CYCLO_LAB define in cinv_settings.h to 4.
- Configure DC source to 7V with 10A limit, and DC load to 50V in constant voltage mode.
- 7. Build and download firmware to the controller and run.
- 8. Import the <DPSDK>\solutions\tida_010954\source\debug\lab4.txt file to expressions view.
- 9. Set the following variables cyclo_iref_g = 0.0, cyclo_polarity = 1.
- 10. Set cyclo run = 1, observe that cyclo started becomes 1.
- 11. Change cyclo_iref_g = 0.0 to 0.5A with 0.1 steps.

12. Observe that the output current changed corresponding to the reference setting with some calculation error.

The test sequence for lab 5 follows:

- 1. Connect the negative terminal of the differential probe to TP13 and the positive terminal to TP10.
- 2. Connect the second differential probe to TP27 and TP12, respectively.
- 3. Connect the Rogowski coil around transformer T1 secondary side wire.
- 4. Connect the current probe to the wire going to DC load.
- 5. Set CYCLO_LAB define in cinv_settings.h to 5.
- 6. Configure the DC source to 7V with 10A limit, and the DC load to 50V in constant voltage mode.
- 7. Build and download firmware to the controller and run.
- 8. Import the <DPSDK>\solutions\tida 010954\source\debug\lab5.txt file to expressions view.
- 9. Set the following variables cyclo_iref_g = 0.0, cyclo_polarity = 1, cyclo_pi_enabled = 1.
- 10. Set cyclo run = 1, observe that cyclo started becomes 1.
- 11. Change cyclo_iref_g = 0.0 to 0.5A with 0.1 steps.
- 12. Observe that the output current changed corresponding to the setting with error compensation with the PI controller.

Check the DC-DC negative polarity operation by swapping polarity on the AC side and repeating all the steps with cyclo polarity = -1.

Check the DC-DC operation with backward current flow by connecting the DC load (7V) on the DC side and the DC source (50V) on the AC side and doing negative cyclo_d2 or negative cyclo_iref_g.

Check high-voltage operation by slowly increasing the voltage on the DC side up to 40V and the secondary side voltage up to 325V.

4.2.3 DC-AC Tests

Figure 4-3 shows the board connections for DC-AC tests. If the AC source does not allow backward current flow, connect power resistors in parallel to AC lines.




Figure 4-3. Board Connections for DC-AC Tests

The test sequence for lab 5 follows:

- 1. Connect the differential probe to AC connectors, J4 and J2.
- 2. Connect the second differential probe to TP27 and TP12, respectively.
- 3. Connect the Rogowski coil around transformer T1 secondary side wire.



- 4. Connect the current probe to the wire going to the AC line.
- 5. Set CYCLO LAB define in cinv settings.h to 6.
- Configure the DC source to 40V with 16A limit in parallel with the DC load settled to 42V in constant voltage mode.
- 7. Configure the AC source to 25V_{AC} with 5A limit.
- 8. Connect the resistors in parallel, if needed.
- 9. Build and download firmware to controller and run.
- 10. Import <DPSDK>\solutions\tida 010954\source\debug\lab6.txt file to expressions view.
- 11. Set the following variables cyclo_iref_g = 0.2.
- 12. Set cyclo_run = 1, observe that cyclo_started becomes 1, cyclo_polarity is changing the sign.
- 13. Change cyclo_iref_g = 0.5A with 0.1 steps.
- 14. Observe the AC voltage and current waveforms. On high output voltage, current spikes can be observed due to the mode change.

The test sequence for lab 7 follows:

- 1. Connect the differential probe to AC connectors J4 and J2.
- 2. Connect the second differential probe to TP27 and TP12, respectively.
- 3. Connect the Rogowski coil around transformer T1 secondary side wire.
- 4. Connect the current probe to the wire going to the AC line.
- 5. Set CYCLO_LAB define in cinv_settings.h to 7.
- 6. Configure the DC source to 40V with a 16A limit in parallel with the DC load settled to 42V in constant voltage mode.
- 7. Configure the AC source to 25V_{AC} with 5A limit.
- 8. Connect the resistors in parallel, if needed.
- 9. Build and download the firmware to the controller and run.
- 10. Import the <DPSDK>\solutions\tida 010954\source\debug\lab7.txt file to expressions view.
- 11. Set the following variables cyclo iref g = 0.2, cyclo pi enabled = 1, cyclo dt comp enabled = 1
- 12. Set cyclo_run = 1, observe that cyclo_started becomes 1, cyclo_polarity is changing the sign.
- 13. Change cyclo iref g to 3.6A with 0.1 steps.
- 14. Observe the AC voltage and current waveforms. On high output voltage, current spikes is significantly lower, but THD is still high.

The test sequence for lab 8 follows:

- 1. Connect the differential probe to the AC connectors, J4 and J2.
- 2. Connect the second differential probe to TP27 and TP12, respectively.
- 3. Connect the Rogowski coil around the transformer T1 secondary side wire.
- 4. Connect the current probe to the wire going to the AC line.
- 5. Set CYCLO_LAB define in cinv_settings.h to 8.
- 6. Configure the DC source to 40V with a 16A limit in parallel with the DC load settled to 42V in the constant voltage mode.
- 7. Configure the AC source to 25V_{AC} with a 5A limit.
- 8. Connect the resistors in parallel, if needed.
- 9. Build and download the firmware to the controller and run.
- 10. Import the DPSDK>\solutions\tida 010954\source\debug\lab7.txt file to the expressions view.
- 11. Set the following variables cyclo_iref_g = 0.2, cyclo_pi_enabled = 1, cyclo_dt_comp_enabled = 1, cyclo_pr_enabled = 1.
- 12. Set cyclo run = 1, observe that cyclo started becomes 1, cyclo polarity is changing the sign.
- 13. Change cyclo iref g = 3.6A with 0.1 steps.
- 14. Observe AC voltage and current waveforms. THD is significantly reduced.



4.3 Test Results

Figure 4-4 shows the total efficiency of the TIDA-010954 board.




Figure 4-4. TIDA-010954 Efficiency



5 Design and Documentation Support

5.1 Design Files

5.1.1 Schematics

To download the schematics, see the design files at TIDA-010954.

5.1.2 BOM

To download the bill of materials (BOM), see the design files at TIDA-010954.

5.2 Tools and Software

Tools

TMDSCNCD28P55X TMDSCNCD28P55X controlCARD evaluation module

Software

Code Composer Studio[™] Integrated development environment (IDE)

C2000WARE-DIGITALPOWER-SDK DigitalPower software development kit (SDK) for C2000™ MCUs

5.3 Documentation Support

- 1. Texas Instruments, 400-W GaN-Based MPPT Charge Controller and Power Optimizer Reference Design Guide
- Yang, Q., Yang, J., and Li, R. (April 2023). Analysis of Grid Current Distortion and Waveform Improvement Methods of Dual-Active-Bridge Microinverter. IEEE Transactions on Power Electronics, vol. 38, no. 4, pp. 4345-4359. Retrieved from https://ieeexplore.ieee.org/document/9969945

5.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

5.5 Trademarks

E2E[™], C2000[™], PowerPAD[™], and TI E2E[™] are trademarks of Texas Instruments. USB Type-C[®] is a registered trademark of USB Implementers Forum.

All trademarks are the property of their respective owners.

6 About the Author

VSEVOLOD ELANTSEV is a Systems Engineer for Grid Infrastructure in Texas Instruments Germany. Vsevolod is focusing on power conversion systems. Vsevolod graduated from the South Russian State Technical University, Novocherkassk, Russia, in 2011.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated