

## TI Designs: TIDA-01428

# Automotive Discrete SBC Pre-Buck, Post-Boost With CAN Reference Design



### Description

The TIDA-01428 reference design implements a discrete system basis chip (SBC) with a 1-A, wide-VIN, buck converter to 3.3 V followed by a compact, low-input voltage, fixed 5-V boost converter for powering a controller area network (CAN) physical layer interface. The design has been tested for CISPR 25 radiated emissions and conducted emissions using the voltage method and for immunity to bulk current injection (BCI) per ISO 11452-4 with CAN communication operating at 500 KBPS. The TIDA-01428 is an EMC-vetted power tree plus CAN reference design that can be used in many automotive applications.

### Resources

<a href="#">TIDA-01428</a>	Design Folder
<a href="#">LM53601-Q1</a>	Product Folder
<a href="#">TPS61240-Q1</a>	Product Folder
<a href="#">TMS320F28030PAGQ</a>	Product Folder
<a href="#">TCAN1042V-Q1</a>	Product Folder
<a href="#">SN74LVC2G06-Q1</a>	Product Folder
<a href="#">CSD17313Q2</a>	Product Folder

### Features


- Wide-Input Voltage, Fixed 3.3-V Buck Converter
- Low-Input Voltage, Fixed 5-V Boost Converter
- CAN Transceiver With Flexible Data-Rate (FD) up to 5 MBPS
- Passes Class 4 CISPR 25 Radiated Emissions
- Passes Class 4 CISPR 25 Conducted Emissions
- Passes ISO 11452-4 Bulk Current Injection
- Able to Survive Load Dump Voltages up to 42 V
- Maintains Regulated 3.3-V and 5-V Supplies Through Battery Input Voltages Down to 4.3 V

### Applications

- [Automotive Body Control Module \(BCM\)](#)
- [Automotive Front Camera](#)
- [Automotive Head Unit](#)



[ASK Our E2E Experts](#)



An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.

## 1 System Description

A regulated 3.3-V main supply rail and a lower current regulated 5-V supply rail for just a CAN interface is becoming a more and more prevalent requirement in automotive as more microcontrollers (MCUs) transition from 5 V to 3.3 V. Additionally, the necessity to handle low-input voltage transients for start and stop applications is also becoming a more common requirement.

This reference design is an example implementation of how to create a 1-A, 3.3-V supply and a 240-mA, 5-V supply that can handle battery input voltages down to 4.3 V. Example modules where this power topology and CAN interface can be applicable include body control modules (BCMs), multi-mode radar modules, front camera modules, and head unit modules.

This TI Design passes Class 4 radiated emissions, Class 4 conducted emissions using the voltage method on both VBATT and GND, and ISO 11452-4 with greater than 106 dB $\mu$ A of immunity routing VBATT, GND, CANH, and CANL through the current injection probe.

A SBC is an integrated circuit (IC) that combines many typical building blocks of a system, which includes transceivers, linear regulators, and switching regulators. While these integrated devices can offer size and cost savings in a number of applications, the integrated devices do not work in every case. For applications where an SBC is not a good fit, it might be beneficial to build a discrete implementation of these aforementioned building blocks thus making a *discrete SBC*.


### 1.1 Key System Specifications

**Table 1. Key System Specifications**

PARAMETER	SPECIFICATIONS	DETAILS
Input power source (VBATT)	Automotive 12-V battery system	<a href="#">Section 2.3.1</a>
Operational Input voltage range (VBATT)	4.3 V to 36 V	<a href="#">Section 2.3.2</a>
Survivable input voltage range (VBATT)	-40 V to 42 V	<a href="#">Section 2.3.1</a>
Regulated output voltages	3.3 V and 5 V	<a href="#">Section 2.3.2</a> and <a href="#">Section 2.3.3</a>
Maximum 3.3-V load current	1000 mA	<a href="#">Section 2.3.2</a>
Maximum 5-V load current	240 mA	<a href="#">Section 2.3.3</a>
Form factor	Rectangular, 4.0" x 3.0" (101.6 mm x 76.2 mm), 2-layer, 1-oz copper foil, printed circuit board (PCB)	<a href="#">Section 3.1.1.1</a> and <a href="#">Section 4.3</a>

## 2 System Overview

### 2.1 Block Diagram



Copyright © 2017, Texas Instruments Incorporated

**Figure 1. TIDA-01428 Block Diagram**

## 2.2 Highlighted Products

The TIDA-01428 TI Design features the following six devices:

1. LM53601-Q1: Automotive, wide-input voltage, synchronous, step-down, DC-DC converter
2. TPS61240-Q1: Automotive, high-efficiency, low-input voltage, synchronous, step-up, DC-DC converter
3. TCAN1042V-Q1: Automotive, fault-protected, CAN transceiver with CAN FD and IO level shifting
4. TMS320F28030Q: Automotive, high-efficiency 32-bit Piccolo™ MCU
5. SN74LVC2G06-Q1: Automotive, catalog, dual inverter buffer and driver with open-drain output
6. CSD17313Q2: 30-V, N-channel, NexFET™ power MOSFET


For more information on each of these devices, see their respective datasheets in [Section 5](#) or product folders on [www.ti.com](http://www.ti.com).

### 2.2.1 LM53601-Q1

The LM53601NQDSXRQ1 device is a synchronous buck regulator that is optimized for automotive applications and provides a fixed 3.3-V output voltage with load currents up to 1000 mA. Advanced high-speed circuitry allows the LM53601-Q1 to regulate from an input of 18 V to an output of 3.3 V at a fixed frequency of 2.1 MHz. Innovative architecture allows the device to regulate a 3.3-V output from an input voltage of only 3.8 V up to 36 V with transient tolerance of up to 42 V.

An open-drain, reset output with filtering and delayed release provides a true indication of system status. This feature reduces the necessity for additional supervisory components, which saves cost and board space. Seamless transitions between pulse width modulation (PWM) and pulse frequency modulation (PFM) modes, along with a quiescent current of only 23  $\mu$ A, ensures high efficiency and superior transient response at all loads. The device requires only a few external components, which enables a compact solution size. While the LM53601-Q1 devices are Q1-rated, electrical characteristics are guaranteed across a junction temperature range of  $-40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ .

[Figure 2](#) shows a block diagram of the device.



**Figure 2. LM53601-Q1 Block Diagram**




Additional features:

- AEC-Q100 qualified for automotive applications
- >90% efficiency at normal operating conditions
- Total DC output voltage accuracy of 5 V  $\pm$ 2%
- 30- $\mu$ A typical quiescent current
- Input voltage range from 2.3 V to 5.5 V
- Automatic PFM and PWM mode transitions
- Low-ripple, power save mode for improved light-load performance
- Internal 250- $\mu$ s typical soft start
- 3.5-MHz typical operating frequency
- Load disconnect during shutdown
- Current overload, overvoltage, and thermal shutdown (TSD) protection
- Only three external surface-mount components required for a < 13-mm<sup>2</sup> solution size
- Available in a 2-mm  $\times$  2-mm WSON package

### 2.2.3 TCAN1042V-Q1

The TCAN1042 family is a CAN transceiver family that meets the ISO11898-2 (2016), high-speed, CAN physical layer standard. All devices are designed for use in CAN FD networks up to 2 Mbps (megabits per second). Devices with part numbers that include the *G* suffix are designed for data rates up to 5 Mbps, and versions with the *V* have a secondary power supply input for IO level, which shifts the input pin thresholds and RXD output level. This family has a low-power standby mode with remote wake request feature. Additionally, all devices include protection features to enhance device and network robustness, which include a TXD dominant state timeout, thermal shutdown, undervoltage lockout, short circuit current limiting, and internal pull ups for critical floating input terminals.

Figure 4 shows a block diagram of the device.



**Figure 4. TCAN1042-Q1 Family Block Diagram**


Additional features:

- AEC-Q100 qualified for automotive applications
- Meets the ISO 11898-2:2016 and ISO 11898-5:2007 physical layer standards
- All devices support classic CAN and 2 Mbps CAN FD and G options support 5 Mbps
- Short and symmetrical propagation delay times and fast loop times for enhanced timing margin
- IO voltage range supports 3.3-V and 5-V MCUs
- Ideal passive behavior when unpowered
- IEC electrostatic discharge (ESD) protection up to  $\pm 15$  kV
- Bus fault protection:  $\pm 58$  V (non-H variants) and  $\pm 70$  V (H variants)
- Undervoltage protection on  $V_{CC}$  and  $V_{IO}$  (V variants only) supply terminals
- Driver dominant time out (TXD DTO) supporting data rates down to 10 kbps
- TSD protection
- Receiver common mode input voltage:  $\pm 30$  V
- Typical loop delay: 110 ns
- Junction temperatures from  $-55^{\circ}\text{C}$  to  $150^{\circ}\text{C}$
- Available in SOIC(8) package and leadless VSON(8) package (3 mm  $\times$  3 mm) with automated optical inspection (AOI) capability

#### 2.2.4 TMS320F28030PAGQ

The F2803x Piccolo family of MCUs provides the power of the C28x core and control law accelerator (CLA) coupled with highly-integrated control peripherals in low pin-count devices. This family is code-compatible with previous C28x-based code and also provides a high level of analog integration. An internal voltage regulator allows for single-rail operation. High-resolution PWM (HRPWM) enhancements allow for dual-edge control (frequency modulation). Analog comparators with internal, 10-bit references have been added and can be routed directly to control the PWM outputs. The analog-to-digital converter (ADC) converts from 0 to 3.3-V fixed, full-scale range and supports ratio-metric VREFHI and VREFLO references.

Figure 5 shows a block diagram of the device.



Copyright © 2017, Texas Instruments Incorporated

Figure 5. TMS320F28030PAGQ Block Diagram


- 60 MHz, 32-bit, floating-point, high-efficiency, CPU (TMS320C28x)
- 128-Bit security key and lock
- Single 3.3-V supply with no power sequencing requirement
- Integrated power-on reset and brown-out reset
- Clocking: two internal zero-pin oscillators, on-chip crystal oscillator, and external clock input
- Up to 45 individually programmable, multiplexed general purpose input output (GPIO) pins with input filtering
- Peripheral interrupt expansion (PIE) block that supports all peripheral interrupts
- Three 32-bit CPU timers and a watchdog timer module
- On-chip Flash, SARAM, OTP, and boot ROM available
- Serial port peripherals:

- One serial communications interface (SCI) universal asynchronous receiver/transmitter (UART) module
- Two serial peripheral interface (SPI) modules
- One inter-integrated-circuit (I2C) module
- One local interconnect network (LIN) module
- One enhanced controller area network (eCAN) module
- Enhanced control peripherals:
  - ePWM
  - HRPWM
  - Enhanced capture (eCAP) module
  - High-resolution input capture (HRCAP) module
  - Enhanced quadrature encoder pulse (eQEP) module
  - ADC
  - On-chip temperature sensor
  - On-chip comparator
- Available in 56-pin VQFN, 64-pin TQFP, and 80-pin LQFP packages

### 2.2.5 SN74LVC2G06-Q1

The SN74LVC2G06-Q1 is a dual-inverter buffer and driver IC that is designed for 1.65-V to 5.5-V  $V_{CC}$  operation. The SN74LVC2G06-Q1 device has an open-drain output that can be connected to other open-drain outputs to implement active-low, wired-OR or active-high, wired-AND functions. The maximum sink current is 32 mA. This device is fully specified for partial-power-down applications using  $I_{off}$  circuitry. This  $I_{off}$  circuitry disables the outputs, which in turn prevents damaging backflow current through the device when the device is powered down but voltage remains on the output (or outputs).

Figure 6 shows a block diagram of the device.



**Figure 6. SN74LVC2G06-Q1 Block Diagram**

Additional features:

- AEC-Q100 qualified for automotive applications
- Supports 1.65-V to 5.5-V  $V_{CC}$  operation
- Maximum  $t_{pd}$  of 3.4 ns at 3.3 V
- Low power consumption, 10  $\mu$ A maximum
- $\pm 24$  mA output drive at 3.3 V
- Inputs and open-drain outputs accept voltages up to 5.5 V
- ESD protection exceeds 2-kV human-body model, 200-V machine model, and 1-kV charged-device model

### 2.2.6 CSD17313Q2

The CSD17313Q2 is a 30-V, 24-m $\Omega$ , 2-mm  $\times$  2-mm SON NexFET power MOSFET is designed to minimize losses in power conversion applications and is optimized for 5-V gate drive applications. The 2-mm  $\times$  2-mm SON offers excellent thermal performance for the size of the package.

Figure 7 shows a block diagram of the device.




Figure 7. CSD17313Q2 Block Diagram

Additional features:


- VDS drain-to-source voltage of 30 V
- Ultra-low Qg and Qgd
- Low thermal resistance
- Pb-free, halogen-free, and RoHS compliant
- Threshold voltage of 1.3 V
- 31-m $\Omega$  drain-to-source on resistance at V<sub>GS</sub> of 3 V
- SON 2-mm  $\times$  2-mm plastic package

## 2.3 System Design Theory

BCMs, multi-mode radar modules, front camera modules, and head unit modules are all composed of several sub-circuits. This design covers the battery input, voltage regulation, and CAN portions of these applications. The following subsections cover the component selection and device configuration decisions for this design.

### 2.3.1 Supply Protection and Filtering

Figure 8 shows the portion of the schematic that has the reverse battery input protection diode, input filter, and pi filter components.



Copyright © 2017, Texas Instruments Incorporated

Figure 8. Supply Protection and Filtering Circuitry


Diode D5 is a 40-V Schottky diode for protection against reverse battery conditions. Due to the 42-V tolerant input voltage of the LM53601-Q1 in conjunction with the reverse blocking Schottky diode, the design can handle from -40 V to 42-V on the VBAT input supply.

Capacitors C36 and C14 are used for input transient filtering, and the pi filter composed of C15, L5, and C13 can be used to implement a two-pole, low-pass filter for conducted emissions. C13 and L5 were left unpopulated for the evaluation of this design.

Lastly, the VBATT net is directly tied to pin 9 of the external D-subminiature (D-sub) connector J6 as shown in [Section 2.3.5](#).

### 2.3.2 Wide Input Voltage Buck Converter


[Figure 9](#) shows the portion of the schematic with the LM53601NQDSXRQ1 and all of its supporting circuitry.



**Figure 9. LM53601-Q1 Synchronous Buck Converter Circuitry**

- Enable pin: R18 pulls the enable pin up to the input supply rail so that the device is always on.
- $\overline{\text{RESET}}$  pin: R17 pulls the open-drain reset output of the LM53601-Q1 up to the 3.3-V regulated output voltage. The pin is then directly connected to the XRS reset input for the Piccolo MCU to delay power up until the 3.3-V rail is in regulation.
- SYNC/MODE pin: This pin was tied directly to GPIO18 (pin 33) so that the MCU can place the device into either forced PWM mode or AUTO mode. For evaluation of the design, the pin was driven low to place the device into *Auto* mode.
- Input capacitors, output capacitors, and inductor selection was made using the *Detailed Design Procedure* section of the *LM53601-Q1 1A, 36V Synchronous, 2.1MHz, Automotive Step Down DC-DC Converter*[\[1\]](#) datasheet. In addition, the 1500-pF and 1200-pF 0402 capacitors were added from the VIN node to GND on the LM53601-Q1 to improve the 170-MHz to 200-MHz emissions. These capacitors remained populated for entire design evaluation.
- A series 0.47-Ω resistor was added between switch node and the boot capacitor C12 to help dampen the switching node and lower the emissions in the 180-MHz to 200-MHz frequency range.

The LM52601-Q1 is a synchronous buck regulator with both the high-side and low-side FETs integrated enabling a compact solution size. The total PCB solution size on the TIDA-01428 for the LM53601-Q1 and all of its supporting circuitry is 14 mm x 14 mm (550 mils x 550 mils). [Figure 10](#) shows a snippet of the buck converter portion of the PCB with the two added capacitors and series boot resistor.




**Figure 10. LM53601-Q1 Buck Converter PCB Solution Size**

Lastly, the LM53601-Q is able to regulate to 3.3 V with input voltages as low as 3.8 V. Due to the series Schottky diode drop of up to 0.5 V for reverse battery protection, the module is therefore able to handle voltages as low as 4.3 V and remain in regulation.

### 2.3.3 Low-Input Voltage Boost Converter


Figure 11 shows the portion of the schematic with the TPS61240IDRVRQ1 and all of its supporting circuitry.



**Figure 11. TPS61240-Q1 Synchronous Boost Converter Circuitry**

- EN pin: R19 is used to pull the EN pin low and disable the output when the Piccolo MCU's GPIO8 (pin 35) is not actively driving the pin high or low (in a high-impedance state).
- C22: 2.2 µF is the recommended input capacitance.
- Output capacitance and inductor selection was made using the *Detailed Design Procedure* section of the *TPS61240-Q1 3.5-MHz High Efficiency Step-Up Converter*[2] datasheet.


The TPS61240-Q1 is a synchronous boost regulator with both the high-side and low-side FETs integrated, which enables a very small PCB solution size. The total PCB solution size on the TIDA-01428 for the TPS61240-Q1 and all of its supporting circuitry is 8.13 mm x 6.6 mm (320 mils x 260 mils). Figure 12 shows a snippet of the buck converter portion of the PCB.



**Figure 12. TPS61240-Q1 Boost Converter PCB Solution Size**

### 2.3.4 CAN Physical Layer

Figure 13 shows the portion of the schematic with the CAN physical layer, which includes the CAN transceiver, filtering common mode choke (CMC), filtering capacitors, ESD protection IC, and termination components.



Copyright © 2017, Texas Instruments Incorporated

Figure 13. CAN Physical Layer Circuitry


- Transceiver U6: The TCAN1042 family comes in both an 8-pin SOIC package and a small, 3-mm x 3-mm, leadless, DFN package. This design uses the small DFN package.
- CMC L7: A standard CMC footprint was added to the CANH and CANL bus lines so that the design could easily be evaluated with a variety of CMCs. However, the design was evaluated without the CMC and instead with two series 0-Ω resistors in place of the CMC.
- ESD IC U7: A common footprint, dual-channel, bidirectional ESD protection IC was placed for optional additional protection of the CANH and CANL bus lines. However, the design was evaluated with U7 unpopulated.
- Termination components R23, R24, and C27: These components are used for terminating the CAN bus with a split termination. This technique uses two resistors that are equal to one-half the characteristic impedance of the cable (typically 120 Ω) with a capacitor placed to ground between the two resistors. This technique creates two low-pass filters on the CANH bus lines and the CANL bus line for filtering common mode noise. If standard termination is desired, capacitor C27 can be left open.
- Filtering capacitors C26 and C30: These capacitors are placed from CANH to GND and CANL to GND to help filter high-frequency transients and noise from getting into or out of the module.



Figure 14. CAN Physical Layer Circuitry on PCB

### 2.3.5 External Power and Networking Connections


Figure 15 shows the external connector, which includes the VBATT input, GND connection, and the CANH and CANL connections. The pinout used for the D-sub 9 connector is the recommended pinout by CAN in Automation (CiA) document DIN 41652. Figure 15 shows the pinout for both the female D-sub 9 connectors that were populated on the boards and the male connectors that were used for creating the wire harness.



Copyright © 2017, Texas Instruments Incorporated

**Figure 15. External Connector Pinout**


Figure 16 shows the external connector on the TIDA-01428 PCB.



**Figure 16. External Connector on PCB**

### 2.3.6 Electronically-Controlled Dummy Load

Figure 17 shows the dummy load resistor and external circuitry that was used to help further evaluate the 3.3-V buck regulator. The dummy load uses a 3-W, 4.7-Ω resistor, which results in an additional load current when active on the buck regulator's output of 702 mA. This circuitry was used to evaluate the load-step transient response of the LM53601-Q1 buck converter.



Copyright © 2017, Texas Instruments Incorporated

**Figure 17. Dummy Load Circuitry**

- J7: The two-pin, 100-mil header can be used for manually enabling and disabling the dummy load by placing a shunt across the pins.
- Q1: Additionally, the dummy load can be electronically controlled through GPIO24 (pin 64) of the TMS320F28030Q device. GPIO24 is tied to the gate connection of Q1 to enable and disable the load. Q1 is a 30-V, N-Channel NexFET power MOSFET.


The load step response oscilloscope shots using GPIO24 and Q1 were taken in Section 3.2. Figure 18 shows the dummy load resistor portion of the PCB.



**Figure 18. Dummy Load Resistor Circuitry on PCB**

### 2.3.7 Status LEDs

Four status LEDs have been added to the design for ease of evaluation and monitoring during electromagnetic compliance (EMC) testing. Figure 19 shows the status LED portion of the schematic.



**Figure 19. Status LED Circuitry**

To ensure there would be proper drive current for the status LEDs, two SN74LVC2G06-Q1 automotive dual inverter and driver ICs were used for driving the four status LEDs. Additionally, the 3.3-V supply to each LED has been equipped with a single-pole switch that can be opened for disabling the LED. This switch is useful when taking current consumption measurements on the TIDA-01428 design.

All series resistors for the LEDs have been sized for a nominal 10 mA of LED current. Table 2 shows what status each LED was programmed to indicate.

**Table 2. Status LED Descriptions**

LED COLOR	DESCRIPTION	BEHAVIOR
Blue	Any error status flag set in the CAN controller	Blinks at 1 Hz when any CAN error status flag is set
Green	<i>Bus Off</i> error condition in the CAN controller	Blinks at 1 Hz when the <i>Bus Off</i> flag is set
Red	MCU status LED heartbeat	Blinks at 1 Hz to indicate module is functioning properly
Yellow	Master status LED heartbeat	Blinks at 1 Hz to indicate module is configured as the master module and initiates communication



### 2.3.9 Piccolo™ MCU Mode Selection and Programming Interface

Figure 22 shows the optional external crystal, the mode selection input circuitry, reset control, and the JTAG programming interface.




Figure 22. Mode Selection and Programming Interface Circuitry

- Optional external crystal: The TMS320F28030 has an internal crystal and the option to run off an external crystal. An optional, 20-MHz crystal was populated, but the internal crystal was used for evaluation.
- Mode selection circuitry: Five of the GPIOs were used for mode selection and boot mode control.
  - GPIO5: If this pin is pulled high on startup, the module will be configured as the master node. If the pin is pulled low on startup, the module will be configured as the slave node. Populate either R5 or R8 so that the pin is in a known state.
  - GPIO10 and GPIO11: The state of these two pins on startup dictates what data rate the CAN interface is configured to.
    - Low, Low: 125 KBPS
    - Low, High: 250 KBPS
    - High, Low: 500 KBPS
    - High, High: 1000 KBPS
  - GPIO37 and GPIO34: The state of these two pins on startup tells the bootloader software what boot mode to use on power up.
    - Low, Low: Parallel IO mode
    - Low, High: SCI mode
    - High, Low: Wait mode
    - High, High: GetMode
 The default behavior of GetMode is to boot to flash; therefore, once the modules were programmed (into flash) after assembly, GetMode is the mode that the modules were configured to for evaluation. For more information on boot modes, see *TMS320F2803x Piccolo™ Microcontrollers*[4].
- XRS reset input pin: Two connections were made to XRS input pin. The first is a manual push button for restarting the MCU, and the second is the open-drain, RESET output of the LM53601-Q1 device as shown in Figure 9. The LM53601-Q1 holds this output low until the 3.3-V supply is in regulation. This hold ensures that the MCU only begins the boot process once a stable supply has been generated.
- JTAG programming interface: The device was programmed through a 7 × 2, 100-mil JTAG header using the XDS100V2 JTAG emulator. For more information on JTAG programming, see *TMS320F2803x Piccolo™ Microcontrollers*[4].

Figure 23 shows the mode selection circuitry, manual reset button, and JTAG programming header J5.




Figure 23. C2000™ Peripheral Circuitry on PCB

### 3 Hardware, Software, Testing Requirements, and Test Results

#### 3.1 Required Hardware and Software

This section provides an overview of the TIDA-01428 board and all the external connections required to evaluate the reference design.


##### 3.1.1 Hardware

The TIDA-01428 reference design was created to evaluate a 2-stage power tree with a CAN interface. The first stage of the power tree is a wide-input voltage buck converter to 3.3 V, and the second stage is a low-input voltage boost converter to create a 5-V supply rail for the CAN transceiver. To evaluate the CAN interface, a pair of modules must be connected to each other through a 4-wire harness.

To set up and evaluate this design the following three items were used:

1. Two TIDA-01237 PCB boards
2. A wire harness with four conductors: One unshielded twisted pair (UTP) cable for CANH and CANL and another UTP cable for VBATT and GND power connections.
3. An XDS100V2 JTAG emulator for programming the TMS320F28030PAGQ Piccolo MCU

All of these items are shown in [Figure 24](#).



**Figure 24. Hardware Required for Evaluation**

##### 3.1.1.1 TIDA-01428 PCBs

The PCB boards are 4" x 3" and have 1-oz copper foil on both sides. There are two external connectors used to interface with the board:

1. Header J5: This is a 14-pin (7 x 2), 100-mil header used for programming the TMS320F28030PAGQ device through a JTAG interface using the XDS100v2 JTAG emulator.
2. Connector J6: This is a female, 9-pin, D-sub connector (DE-9) that has four connections for power, ground, CANH, and CANL.

### 3.1.1.2 Mode Selection

As discussed in [Section 2.3.9](#), three GPIO pins are used to configure the module on power up. [Table 3](#) shows the eight possible configurations dictated by the states of GPIO 5, 10, and 11.

**Table 3. Mode Selection**

GPIO5	GPIO10	GPIO11	MASTER OR SLAVE	DATA RATE (KBPS)
Low	Low	Low	Slave	125
Low	Low	High	Slave	250
Low	High	Low	Slave	500
Low	High	High	Slave	1000
High	Low	Low	Master	125
High	Low	High	Master	250
High	High	Low	Master	500
High	High	High	Master	1000

Switch S2 controls GPIO10 and GPIO11. If the switch is in the closed position, the input will be pulled high, and if the switch is in the open position, the input will be pulled low.


### 3.1.1.3 Wire Harness

The wire harness for connecting the two boards together was created using two 1.7-m, 24-gauge UTP cables with two male 9-pin, D-sub connectors. The pinout used is the recommended pinout by CiA document DIN 41652. [Table 4](#) shows the pinout for the four connections that were used on each D-sub connector.

**Table 4. Wire Harness Connections**

D-SUB CONNECTOR PIN	CONNECTION DESCRIPTION
Pin 2	CANL: Low-level CAN bus IO line
Pin 3	Ground power connection
Pin 7	CANH: High-level CAN bus IO line
Pin 9	Battery input power connection

[Figure 25](#) shows an image of assembled wire harness used for evaluation.



**Figure 25. Assembled Wire Harness**


Two banana plug pigtail power connections were added to one side of the harness for connecting to a lead-acid battery.

#### 3.1.1.4 Power Supply Connection

The modules are powered through the banana plug pigtails that were added to the wire harness as shown in [Figure 25](#). The VBATT net and GND net are shared between both ends of the wire harness, so the supply connections must only be made on the one end of the harness to power both modules. The recommended supply voltage range is from 4.3 V to 36 V.

#### 3.1.1.5 XDS100V2 JTAG Emulator

The XDS100V2 JTAG emulator is an emulator made by Spectrum Digital Incorporated that can be used to program a variety of MCUS using JTAG. This emulator plugs into a computer through USB and connects to the target using a standard 14-pin JTAG interface. [Figure 26](#) shows an image of the XDS100V2.



**Figure 26. XDS100V2 JTAG Emulator**

Once the modules are programmed in flash, the modules can be power cycled and evaluated without requiring reprogramming.

3.1.2 Software

The software was written using Code Composer Studio™ v7.1.0 in C. Figure 27 shows a program flowchart for the programming of each module. As long as one module is configured as a master and one module is configured as a slave, as described in Section 2.3.9, the two modules will automatically begin communicating and error checking once powered up and connected to each other.




Figure 27. Program Flow Diagram

As soon as the modules are powered up the bootloader first checks the state GPIO34 and GPIO37. Once the modules have been initially programmed, the switches are set so both GPIO34 and GPIO37 are pulled high. This setting tells the bootloader to boot from flash.

In flash the module program first initializes the interrupts and GPIO pins. After initialization GPIO inputs GPIO5, GPIO10, and GPIO11 are read to determine how to configure the CAN module and whether the module will follow the slave program flow (left path) or the master program flow (right path) as shown in [Figure 27](#).

If the module is configured as the master node, the device will initiate traffic and indefinitely re-attempt communication if a message is not received back. There is a 1-s timer that is started after each transmission of a CAN message. If this timer expires before a message is received, an error count is set, and the error status LED will blink four times at 1 Hz. If a message is received, the contents of the data field will be checked against a preprogrammed value. If the two do not match, or if any of the error flags are set in the error and status register, an error count is set, and the CAN error status LED will blink four times at 1 Hz. Additionally, if the *Bus Off* status flag is set, the bus off status LED will blink four times at 1 Hz. This send, receive, and error check process continues indefinitely.

If the module is configured as the slave node, the device will wait to receive a message before transmitting one. If the module does not receive a message within 1 s, an error count is set, and the error status LED will blink four times at 1 Hz. Once a message is received, the contents of the data field will be checked against a preprogrammed value. If the two do not match, or if any of the error flags are set in the error and status register, an error count is set and the CAN error status LED will blink four times at 1 Hz. Additionally, if the *Bus Off* status flag is set in the error and status register, the bus off status LED will blink four times at 1 Hz. After receiving and error checking the message, the module will transmit a CAN frame and the process will start over. The 1-s timer will begin counting down, and if the timer expires before a message is received, the error status LED will blink four times at 1 Hz. This receive, error check, and transmit process continues indefinitely.

### 3.2 Testing and Results

The following items were evaluated on the TIDA-01428 design:

- Reverse blocking protection
- Buck converter input voltage versus input current
- Buck converter input voltage versus output voltage
- Buck converter efficiency
- Buck converter load step response
- Boost converter input voltage versus input current
- Boost converter input voltage versus output voltage
- Boost converter efficiency
- CISPR 25 Radiated Emissions (RE) Testing
- CISPR 25 Conducted Emissions (CE) Testing - Voltage Method
- ISO 11452-4 Bulk Current Injection (BCI) Immunity Testing

### 3.2.1 Reverse Blocking Protection

For lower current applications, a standard Schottky diode is the most cost-effective solution for reverse battery protection. A standard 60-V, 2-A Schottky diode in a SOD123 package was used. Figure 28 shows the input leakage current versus the reverse polarity input voltage.




Figure 28. Reverse Blocking Performance

As shown in Figure 28, the input leakage current with  $-17.5\text{-V}$  input voltage applied was  $330\text{ nA}$  at room temperature.

### 3.2.2 Buck Converter Input Voltage Versus Input Current

The input current versus input voltage data was taken with one module initialized and sending CAN messages at 500 KBPS. The input voltage measurements are taken from the input of the module (before the Schottky diode), and all of the status LEDs were all left open for these measurements.




Figure 29. Buck Input Current Versus Input Voltage

As shown in Figure 29, the buck converter begins to turn on with  $4\text{ V}$  at the input of the module (before the Schottky diode).

### 3.2.3 Buck Converter Input Voltage Versus Output Voltage

The output voltage versus input voltage data was taken with one module initialized and sending CAN messages at 500 KBPS. The input voltage measurements are taken from the input of the module (before the Schottky diode), and all of the status LEDs were all left open for these measurements.




Figure 30. Buck Output Voltage Versus Input Voltage

As shown in Figure 30, the buck converter's output voltage begins to rise just before 4 V at the input of the module and is in regulation before 6 V.

### 3.2.4 Buck Converter Efficiency

The efficiency data for the buck converter was taken after completely isolating the buck converter portion of the design from the rest of the board (cutting traces). Once all of the external loads were disconnected from the output and the input voltage could be applied directly to the VIN node of the buck converter, purely resistive loads were tied from the output of the regulator to ground.

Therefore, the input voltage measurements were taken directly at the input node of the regulator, and the output voltages were taken from C21 to GND. A constant input voltage of 13.5 V was used for all efficiency measurements.




Figure 31. Buck Converter Efficiency Measurements

As shown in Figure 31, the efficiency of the converter remains between 80% and 90% from very light loads (1 kΩ) all the way up to full load (3.3 Ω).

### 3.2.5 Buck Converter Load Step Response

Lastly, the buck converter was evaluated for output regulation accuracy when subjected to a step up in load current and a step down in load current. For this test, the dummy load resistor R29 on the board was populated with a 4.7-Ω resistor, and transistor Q1 was used for quickly turning on and off this load. The 4.7-Ω load on the 3.3-V rail results in a 702 mA load step, which is 70% of the maximum load of the regulator. The load step measurements were performed with the module initialized and sending CAN messages at 500 KBPS.




Figure 32. Buck Converter Load Step Increase Response





Figure 33. Buck Converter Load Step Decrease Response

Figure 32 shows the converter's response to the load's 700-mA increase. The step increase in load current causes the output voltage of the regulator to droop 88.4 mV, which is equivalent to 2.67%. Figure 33 shows the converter's response when the low current is decreased by 700 mA. The step decrease in load current causes the output voltage to rise 94.8 mV, or by 2.87%.

### 3.2.6 Boost Converter Input Current Versus Input Voltage

To evaluate the boost converter's input current versus input voltage performance, the regulated 3.3-V output of the LM53601-Q1 was disconnected, and a power supply was fed directly to the input node of the regulator. The CAN transceiver was in normal mode in a recessive state for all input current measurements.




**Figure 34. Boost Converter Input Current Versus Input Voltage**

Figure 34 shows the boost converter began to turn on and draw current at 2.2 V and shut off at 5.994 V. The shut-off voltage is part of the overvoltage protection that the device has to protect downstream devices from getting damaged when input voltages get too high. Upon lowering the input voltage, the output was reenabled at 5.898 V, which shows a built-in hysteresis of 96 mV.

### 3.2.7 Boost Converter Input Voltage Versus Output Voltage

To evaluate the boost converter's output voltage versus input voltage performance, the regulated 3.3-V output of the LM53601-Q1 was disconnected, and a power supply was fed directly to the input node of the regulator. The CAN transceiver was in normal mode in a recessive state for all output voltage measurements.




**Figure 35. Boost Converter Output Voltage Versus Input Voltage**

Figure 35 shows that the boost converter began to turn on and draw current at 2.2 V and was regulating 5 V on the output at 2.4 V in. Additionally, the device went into shutdown mode due to overvoltage on the input at 5.994 V. Again, this overvoltage protection protects downstream devices from getting damaged when input voltages get too high. Upon lowering the input voltage, the output was reenabled at 5.898 V, which shows a built-in hysteresis of 96 mV.

### 3.2.8 Boost Converter Efficiency

The efficiency data for the boost converter was taken after disconnecting the CAN transceiver from the 5-V output and placing varying purely resistive loads on the output of the regulator. A constant input voltage of 3.3 V was applied at the input node of the regulator for all efficiency measurements.



**Figure 36. Boost Converter Efficiency Measurements**

Figure 36 shows that for load currents between 25 mA and 240 mA, the efficiency was between 80% and 86%. With a 3.3-V input voltage the regulator was able to handle a nominal load of 240 mA before the output voltage began to fall output of regulation.

### 3.2.9 CISPR 25 Radiated Emissions Testing

Radiated emissions testing was performed for a pair of modules in an anechoic chamber per the absorber lined shielded enclosure (ALSE) test method in CISPR 25 Edition 4.0. In this test there are two modules placed 1.7-m apart from each other. The slave node, or equipment under test (EUT) as referred to in the standard, is placed on top of a low-relative permittivity support (raised off the ground plane by a material that resists electric fields). The master node, which is sometimes referred to as the monitoring node, is tied directly to the ground plane. This slave node setup is shown in [Figure 37](#), and the master node setup is shown in [Figure 38](#).



Figure 37. Slave Node Setup for RE per CISPR 25 ALSE

Figure 38. Master Node Setup for RE per CISPR 25 ALSE

The test consists of multiple frequency ranges for three different antennas with two of the antennas oriented in both the horizontal and vertical positions. The setup description for the five measurement runs are as follows:

- Test run one: 150 KHz to 30 MHz with a dipole antenna in vertical orientation
- Test run two: 30 MHz to 200 MHz with a biconical antenna in horizontal orientation
- Test run three: 30 MHz to 200 MHz with a biconical antenna in vertical orientation
- Test run four: 200 MHz to 1,000 MHz with a logarithmic antenna in horizontal orientation
- Test run five: 200 MHz to 1,000 MHz with a logarithmic antenna in vertical orientation

Each graph shows a series of three limit lines—one for each of the three detectors that are used on the spectrum analyzer to gather the data: one for the peak detector, one for the quasi-peak detector, and one for the average detector. A limited number of quasi-peak and average data points were taken to save test time. The test program selected these data points based on the frequencies where the peak detector was closest to the limit line.

The TIDA-01428 passed Class 4 CISPR 25 radiated emissions per the ALSE method without the input pi filter populated or a CMC populated on the CAN bus lines.

Figure 39 shows the dipole antenna that is 1 m in front of the test setup in the vertical position. Figure 40 shows the radiated emissions results for test run one.




Figure 39. Dipole Antenna Test Setup




Figure 40. Dipole Antenna Test Results

Next to measure the emissions for the frequency range of 30 MHz to 200 MHz, a biconical antenna was used. The emissions measurements for this antenna must be performed in both the horizontal and vertical orientations. Figure 41 shows the biconical antenna in the horizontal orientation that is 1 m in front of the test setup (test run two), Figure 42 shows the radiated emissions results for this setup.




Figure 41. Biconical Antenna in Horizontal Orientation Test Setup






Figure 42. Horizontal Biconical Antenna Test Results

After running the emissions measurements in the horizontal orientation, the antenna was turned to the vertical orientation as shown in [Figure 43](#) (test run three). The results are shown in [Figure 44](#).




**Figure 43. Biconical Antenna in Vertical Orientation Test Setup**




**Figure 44. Vertical Biconical Antenna Test Results**

Lastly to measure the emissions for the frequency range of 200 MHz to 1000 MHz, a logarithmic antenna was used. Again, the emissions measurements with this antenna must be performed in both the horizontal and vertical orientations. [Figure 45](#) shows the logarithmic antenna in the horizontal orientation that is 1 m in front of the test setup (test run four), and [Figure 46](#) shows the radiated emissions results for this setup.




**Figure 45. Logarithmic Antenna in Horizontal Orientation Test Setup**




**Figure 46. Horizontal Logarithmic Antenna Test Results**

After running the emissions measurements in the horizontal orientation the antenna was turned to the vertical orientation as shown in [Figure 47](#) (test run five). The results are shown in [Figure 48](#).



**Figure 47. Logarithmic Antenna in Vertical Orientation Test Setup**



**Figure 48. Vertical Logarithmic Antenna Test Results**

### 3.2.10 CISPR 25 Conducted Emissions Testing - Voltage Method

Conducted emissions testing was also performed using a pair of modules in an anechoic chamber. The test methodology followed was the *Conducted emissions from components / modules - Voltage method* per the CISPR 25 Edition 4.0 standard. In this test, supply lines between the connector of the module and the artificial network (sometimes referred to as a line impedance stabilization network or LISN) must be between 200-mm and 400-mm long. The same two modules with a 1.7-m harness between them were used for this testing. Both the slave node and the master node were placed on top of a low-relative permittivity support. [Figure 49](#) shows this test setup.



**Figure 49. Conducted Emissions Setup**

This test is performed two times—one on the positive power supply line and a second on the power return line (ground). The measurement is performed by connecting the spectrum analyzer to the measuring port of the artificial network for the battery supply line to the measuring port of the artificial network for the power return line, which is shown in [Figure 50](#).



**Figure 50. Two Artificial Networks With Measuring Ports for Conducted Emissions Testing**

As shown in Figure 51 and Figure 52, the TIDA-01428 passes the CISPR 25 conducted emissions using the voltage method with the Class 4 limit lines.




Figure 51. Conducted Emissions Results for Power Supply Line





Figure 52. Conducted Emissions Results for Power Return Line

### 3.2.11 ISO 11452-4 Bulk Current Injection Immunity Testing

BCI testing is an immunity test defined by ISO 11452-4 where noise is coupled onto a wire harness through a current injection probe. The amplitude at each frequency point is increased until there is a failure or the required level has been reached. To pass this immunity test, the module must continue to operate normally at all test frequencies for amplitudes greater than or equal to the limit line. This test was performed with all four conductors of the wire harness run through the current injection probe with the probe 450 mm from the slave node and 750 mm from the slave node.

The health of the units were monitored by monitoring the status LEDs using a coaxial camera feed that was run out of the shielded room to a television.



**Figure 53. Bulk Current Injection Test Setup**

Figure 54 shows the immunity performance when the current injection probe was placed 450 mm from the slave node, and Figure 55 shows the immunity performance when the current injection probe was placed 750 mm from the slave node. As shown, neither test showed any deviations.




Figure 54. BCI Results With Probe at 450 mm




Figure 55. BCI Results With Probe at 750 mm

## 4 Design Files

### 4.1 Schematics

To download the schematics, see the design files at [TIDA-01428](#).

### 4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-01428](#).

### 4.3 PCB Layout Recommendations

This section will discuss the layout considerations for the buck converter, boost converter, and CAN physical layer interface, the board stackup, and link to the layer plots for the PCB.

#### 4.3.1 Buck Converter Layout Considerations

The following list of layout recommendations is in order of importance starting with the most important items for the LM53601-Q1:

- Place high-frequency input bypass capacitor as close to the LM53601-Q1 device as possible.
- Connect AGND and GND to the DAP (exposed thermal pad) immediately adjacent to the LM53601-Q1 device.
- Do not interrupt the ground plain under the loop containing the VIN and GND pins and the high frequency input bypass capacitor of the LM53601-Q1 device.
- The boot capacitor should be close to the LM53601-Q1, and the loop from the SW pin, through the boot capacitor, and into the BOOT pin should be kept as small as possible.
- Keep the SW node as small as possible. The node should be wide enough to carry the converter's full current without significant drop.
- 4.7  $\mu\text{F}$  of bypassing should be close to the input of the LM53601-Q1 devices.
- Place the VCC pin's bypass capacitor and the bypass capacitor for FB pin as close to the LM53601-Q1 device as possible.
- The first output trace from the output inductor to the output node should run by an output capacitor before joining the rest of the output node.
- Keep 10- $\mu\text{F}$  close to the output (output inductor and GND) of the LM53601-Q1 device.
- Clear the layer beneath the SW node.

#### 4.3.2 Boost Converter Layout Considerations

The following are some guidelines to follow for the TPS61240-Q1 layout:

- Use wide and short traces for the main current path and for the power ground tracks.
- The input and output capacitor, as well as the inductor, should be placed as close as possible to the IC.
- Connect the exposed thermal pad to the GND plane and place multiple thermal vias below the thermal pad to enhance the thermal performance.

### 4.3.3 CAN Physical Layer Layout Considerations

Because the CAN physical layer is an external wired interface and can be subjected to transients with frequencies ranging from hundreds of Hz to 3 GHz, high-frequency layout techniques must be applied during PCB design. The following are some guidelines to follow for the TCAN1042V-Q1 layout:

- TVS diodes and bus filtering capacitors should be placed as close to the onboard connectors as possible to prevent noisy transient events from propagating further into the PCB and system.
- Provide low-inductance supply and ground connections.
- Use at least two vias in parallel when connecting a power net to another layer on the PCB. This will minimize trace inductance.
- Bypass and bulk capacitors should be placed as close as possible to the supply terminals of transceiver (VCC and VIO).

### 4.3.4 Board Layer Stackup

The board has been designed using two layers. Both top and bottom layers have signals and power traces routed. Additionally, a majority of the bottom layer has been used for a large, low-impedance ground plane. See [Table 5](#) for the board stackup. The board uses standard 1-oz copper foil on top and bottom layers, and the total board thickness is approximately 63 mils.

**Table 5. TIDA-01237 Board Layer Stackup**

LAYER NAME	TYPE	MATERIAL	THICKNESS (MIL)	DIELECTRIC MATERIAL	DIELECTRIC CONSTANT
Top overlay	Overlay	—	—	—	—
Top solder	Solder mask	Surface material	0.4	Solder resist	3.5
Top layer	Signal	Copper	1.4	—	—
Dielectric1	Dielectric	Core	59.2	FR-4	4.8
Bottom layer	Signal	Copper	1.4	—	—
Bottom solder	Solder mask	Surface material	0.4	Solder resist	3.5
Bottom overlay	Overlay	—	—	—	—

### 4.3.5 Layout Prints

To download the layer plots, see the design files at [TIDA-01428](#).

### 4.4 Altium Project

To download the Altium project files, see the design files at [TIDA-01428](#).

### 4.5 Gerber Files

To download the Gerber files, see the design files at [TIDA-01428](#).

### 4.6 Assembly Drawings

To download the assembly drawings, see the design files at [TIDA-01428](#).

## 5 Related Documentation

1. Texas Instruments, [LM53601-Q1 1A, 36V Synchronous, 2.1MHz, Automotive Step Down DC-DC Converter](#), LM53601-Q1 Datasheet (SNAS660)
2. Texas Instruments, [TPS61240-Q1 3.5-MHz High Efficiency Step-Up Converter](#), TPS61240-Q1 Datasheet (SLVSAO4)
3. Texas Instruments, [TCAN1042-Q1 Automotive Fault Protected CAN Transceiver with CAN FD](#), TCAN1042V-Q1 Datasheet (SLLSES9)
4. Texas Instruments, [TMS320F2803x Piccolo™ Microcontrollers](#), TMS320F28030 Datasheet (SPRS584)
5. Texas Instruments, [Automotive Catalog Dual Inverter Buffer/Driver with Open-Drain Output](#), SN74LVC2G06-Q1 Datasheet (SCES617)
6. Texas Instruments, [CSD17313Q2 30-V N-Channel NexFET™ Power MOSFET](#), CSD17313Q2 Datasheet (SLPS260)

### 5.1 Trademarks

Piccolo, NexFET, Code Composer Studio are trademarks of Texas Instruments Incorporated. All other trademarks are the property of their respective owners.

## 6 Terminology

**Body control module**—An automotive electronic control unit responsible for monitoring and controlling vehicle loads. Some examples include interior lighting, exterior lighting, heating ventilation and air conditioning (HVAC), powered windows, and powered door locks.

**Discrete SBC**—The term Discrete SBC (System Basis Chip) is refers to the discrete implementation of functional blocks that are commonly integrated into a single IC. This included power and networking blocks.

**Converter**— The term converter is used when referring to a power regulator that has integrated FETs.

## 7 About the Author

**JOHN P. GRIFFITH** is a systems engineer at Texas Instruments. As a member of the Automotive Systems Engineering team, John specializes on body control modules and gateway modules, creating end equipment block diagrams, and reference designs for automotive customers. John earned his bachelor of science and master of science in electrical engineering from Rochester Institute of Technology in Rochester, New York.

## IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>), [evaluation modules](#), and [samples](http://www.ti.com/sc/docs/sampterm.htm) (<http://www.ti.com/sc/docs/sampterm.htm>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2017, Texas Instruments Incorporated