

# TI Designs

## Low Side 0.5-A, 8-Ch Digital Output Module for PLC



### TI Designs

TI Designs provide the foundation that you need including methodology, testing and design files to quickly evaluate and customize the system. TI Designs help you accelerate your time to market.

### Design Resources

<a href="#">TIDA-00236</a>	Design Folder
<a href="#">TIDA-00123</a>	Design Folder
<a href="#">DRV8804</a>	Product Folder
<a href="#">ISO7141</a>	Product Folder
<a href="#">ISO7421</a>	Product Folder
<a href="#">TLC5927</a>	Product Folder
<a href="#">LM5009</a>	Product Folder
<a href="#">LM2936</a>	Product Folder



### Design Features

- High-density 8-ch, 24-V Low-Side Digital Output
- 500 mA/ch Unregulated (20%), 2-A Peak
- Data Serializer to Save Isolation Channels
- Capable of Switching Inductive Loads
- LED to Indicate Output State and Faults
- Standalone Use or with [TIDA-00123](#)

### Featured Applications

- Programmable Logic Controller (PLC) I/O Modules
- Distributed Control System (DCS) I/O Modules
- Motor Control I/O Modules
- Sensor Concentrators

[ASK Our E2E Experts](#)  
[WEBENCH® Calculator Tools](#)



An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.

All trademarks are the property of their respective owners.

## 1 Key System Specifications

**Table 1. Key System Specifications**

SYMBOL	PARAMETER	CONDITIONS	SPECIFICATION			UNIT
			MIN	TYP	MAX	
$V_{IN}$	Input voltage	Normal operation	10	24	33	V
$I_{IN}$	Input current	Normal operation	-	15	50	mA
$V_{LOAD}$	Load supply voltage	Normal operation	0	24	44	V
$I_{LOAD}$	Load current	Per channel $T_A = 60^\circ\text{C}$	-	500	600	mA
		Per channel $T_A = 25^\circ\text{C}$	-	700	1000	mA
$P_{LOSS}$	Power loss per channel	$R_L = 48 \Omega$ , $V_{LOAD} = 24 \text{ V}$ , $T_A = 25^\circ\text{C}$	-	200	-	mW
$f_{SW}$	Switching frequency	Resistive load		1000		Hz
		Inductive load, 0.1 H all channels		10		Hz
$t_{RISE}$	Load voltage rise time 10% .. 90%	$R_L = 48 \Omega$ , $V_{LOAD} = 24 \text{ V}$ , $T_A = 25^\circ\text{C}$	-	600	-	ns
$t_{FALL}$	Load voltage fall time 90% .. 10%	$R_L = 48 \Omega$ , $V_{LOAD} = 24 \text{ V}$ , $T_A = 25^\circ\text{C}$	-	120	-	ns
$t_{PD}$	Propagation delay (latch to output change)	$R_L = 48 \Omega$ , $V_{LOAD} = 24 \text{ V}$ , $T_A = 25^\circ\text{C}$	-	150	-	ns
$I_{PEAK}$	Peak current (1 ms)		2.3		3.8	A
$P_{IND}$	Inductive power for each group of channels <sup>(1)</sup>				0.5	J/s

<sup>(1)</sup> Outputs Y0 to Y3 are one group and outputs Y4 to Y7 are one group.

## 2 System Description

A digital output (DO) module is a standard module in a PLC or DCS system. The DO module is used to permanently turn on and off resistive, capacitive, or inductive loads or control them with pulse width modulation (PWM).

A digital output with a MOSFET can be realized as a high-side or low-side switch. This design uses the low-side switch principal, which means that the load connected to the output between the 24-V supply and the output of the module. Therefore, the switch is below the load seen from the 24-V DC supply.

The advantage with this principal is its lower cost of the switching MOSFETs as they can be of NMOS type, which are smaller compared to a PMOS FET with the same  $R_{ds(on)}$  and does not need a voltage above the supply voltage to operate the FET in the saturated region. A low-side configuration is on the other hand more sensitive to corrosion as the load is permanently connected to a 24-V supply even when switched off. This configuration also means that a short to ground turns on the load unintentionally.

In most cases, the digital outputs are galvanic isolated from the control of the outputs. This design uses low power digital isolators to separate the 24-V field supply from the SPI control signals. The use of SPI as a control interface reduces the number of isolated channels from eight channels to four. The field side also has a high efficiency power supply from 24-V DC to power the digital isolators, the LED driver, and status LEDs.

The form factor of the board and the connector enables the TIDA-00236 to be used with TIDA-00123 and use the onboard microcontroller (MCU) to control the outputs. The board can also be used alone and use the standard connector on the top side to connect it to any MCU or microprocessor (MPU) capable of handling SPI communication.

### 3 Block Diagram





Figure 1. Simplified Block Diagram

#### 3.1 Highlighted Products

The TIDA-00236 has eight digital outputs configured as low side drivers. The design uses two DRV8804 with four protected low-side drivers integrated in each device. The on-chip shift register control logic makes it possible to control the output through SPI and also daisy chain multiple devices (in this case, two). Compared to a paralleled control approach, this saves isolation channels as one SPI channel (four lines) can control eight output channels or more. The ISO7141 provides galvanic isolation for the SPI channel. Each DRV8804 also has a global fault pin, which indicates fault on any of the four output channels. Those signals are connected to the ISO7421, which galvanic isolates the signal. LM5009 is used in a low-cost buck configuration to provide 5 V to power the secondary side of the ISO7141 and ISO7421. The 5 V is also used for the TLC5927 including LEDs. The LED lighting driver TLC5927 drives to two programmable status LEDs per output, 16 in total. An additional eight status LEDs are connected to the outputs of the DRV8804s and indicates the physical status of the output. The LM2936 is a low-cost low dropout (LDO) to supply the primary side of the ISO7141 and ISO7421 with 3.3 V.

### 3.1.1 DRV8804



**Figure 2. DRV8804 Functional Block Diagram**

The DRV8804 is a four-channel low-side driver with overcurrent protection in combination with built-in clamping diodes makes it suitable for driving resistive, capacitive, or inductive loads. The control logic provides an SPI interface, which can daisy chain multiple devices. The DRV8803 has similar functionality but with a parallel interface instead of SPI, so this design could be used for evaluating thermal and driving performance of that device as well.

Internal shutdown functions are provided for overcurrent protection, short circuit protection, undervoltage lockout, and over temperature and are all connected to the nFAULT pin.

### 3.1.2 ISO7141 and ISO7421

The ISO7141 and ISO7421 provide galvanic isolation at  $2500 V_{RMS}$  for one minute per UL or  $4242 V_{PK}$  per VDE. The ISO7141 offers three channels in the forward direction and one back channel, which makes it suitable for SPI communication isolation. The ISO7421 has one forward and one backward channel and is used to isolate the /XFAULT signal. The ISO7141 can work up to 50 Mbps, which is well above the SPI communication speed used in this design. The ISO7421 is slower but still fast enough to support the slower speed signals /XFAULT and RST.

### 3.1.3 LM5009

The LM5009 is a wide-input, step down non-synchronous converter with integrated FET. This design has a 5-V regulated output from the 24-V field connector to supply the ISO7141, ISO7421, and the LED driver including LEDs.

### 3.1.4 TLC5927

The TLC5927 is designed for LED lighting applications with open-load, shorted-load, over-temperature detection, and constant-current control. The TLC5927 contains a 16-bit shift register and data latches, which convert serial input data into parallel output format. At the TLC5927 output stage, 16 regulated-current ports provide uniform and constant current for driving LEDs.

## 4 System Design Theory

The ISO7141 isolates the host from the field side for the SPI signals. The ISO7141 is a very fast isolator, and data speeds up to 1 Mbps can easily be supported. Therefore, a large number of outputs can be controlled over this interface. At 1 Mbps, it is theoretically possible to control up to 250 output signals at a refresh rate of 4 kHz. This small form factor design demonstrates eight outputs and an additional 16 diagnostic LEDs, requiring in total 24 output signals. Given those requirements up to 64 outputs with the same control technique are feasible. The design is fully static and for diagnostic purposes the serial shift clock can go as low as DC.

### 4.1 Low-Side Driver Selection

To demonstrate the small form factor, this design uses two DRV8804. These devices integrate four power outputs in a PWP package at 5x7-mm board space and are capable of simultaneously driving 0.5 A at each output with only PCB cooling. An area of about 15 cm<sup>2</sup> would be sufficient for operation at ambient temperatures of 85°C. The DRV8804s provide internal diodes to a common clamping pin, which allows setting a clamping voltage different from the operating voltage for fast inductive discharge. The discharge then happens in an external Zener diode (D57 and D58). The power capability of the Zener diodes defines the quantity of inductive discharge the module can handle and can be set application specific. The TIDA-00236 uses a clamp of 48 V and the Zener diodes can dissipate 3 W each. Therefore, an inductive discharge of 750 mJ can occur once each second for each output.

### 4.2 Thermal Management

The thermal management budget has been calculated based on the following design considerations:

- The junction temperature should not surpass 150°C
- The thermal resistance of the package is 2.3 K/W junction to bottom plate
- The thermal vias have an inner diameter of 8 mil and capable of 170 K/W
- Board space provides thermal resistance to air of around 900 K/W per cm<sup>2</sup> (see formula 23 in [Reference 2](#))

The  $R_{DS(ON)}$  of the DRV8804 is max 0.8  $\Omega$  and with four outputs turned on at 0.5 A the total power dissipation is 0.8 W per device ( $4 \times 0.52 \times 0.8$ ). For an ambient temperature of 60°C, the junction temperature increases 90 K. Therefore, TIDA-00236 has 15 thermal vias per device, which results in a 11-K/W resistance and 9-K temperature increase on top of the 1.8-K junction case rise. Consequently, the copper area temperature increases with 89 K. The copper area therefore needs a thermal resistance to air of 110 K/W, which is equivalent to 8.2 cm<sup>2</sup>. The TIDA-00236 has approximately 10 cm<sup>2</sup> available per DRV8804.

Use a four-layer board if an ambient temperature beyond 85°C is desired. Therefore, the cooling area could be increased to 15 cm<sup>2</sup> on each side of the PCB, in total 30 cm<sup>2</sup> per DRV8804.

### 4.3 Switch Off an Inductive Load

The TIDA-00236 can be used to switch off inductive loads like motors, valves, and so on. An inductive load has the property that it stores energy. This energy releases when the switch wants to turn the inductive load off. The inductor tries to keep the current flowing, which could result in a high voltage spike at the output of the switch. Typical methods to prevent the occurrence of spikes are freewheeling diodes. These diodes limit the voltage at the inductor so that it does not exceed the diode forward voltage of typical 0.7 V. The resulting voltage at the output of the switch would be 24.7 V assuming a power supply of 24 V. The method is simple but it has the disadvantage the current keeps flowing for some period of time. The time is reverse proportional to the freewheeling voltage. For high-speed actuators like injection valves in process control systems, this is not desired. The preferred method is to use a Zener diode so that the freewheeling voltage can be higher. In this reference design, the freewheeling voltage is clamped to 48 V. At a 24-V supply, this clamping results in a freewheeling voltage of 24 V and a much faster decay of the inductor current. Therefore, this reference design is best suited for direct control of stepper motors or injection valves.

The DRV8804 has protected the low-side switches with one integrated clamping diode per each output. All clamping diodes are fed to one pin for an external Zener diode. This diode clamps the voltage to 48 V.

The external Zener diodes (D57 and D58) in the TIDA-0023 is a 3-W TVS diode with cooling calculated for 500 mW, meaning all outputs of one DRV8804 can absorb 0.5 J/s of energy. An inductive load of 100 mH can store around 12.5 mJ ( $E = \frac{1}{2} \times L \times I^2$ ) at a current of 0.5 A. The load could therefore switch at a rate of 40 Hz for one output or 10 Hz if all four outputs are loaded and switched.

### 4.4 Switching Light Bulbs

The TIDA-00236 can be used to switch conventional light bulbs. Such a load has a very low cold resistance, so the initial current can be as much as 10 times higher than the continuous current. A 24-V, 5-W light bulb has an in-rush current of 2 A, which is within the operating range of the DRV8804. Larger light bulbs trigger the overcurrent protection. Such a light bulb would not harm the DRV8804, but the light bulb might not turn on as desired.

## 5 Getting Started Hardware

The TIDA-00236 can be used either as a plug-in card in the TIDA-00123 PLC evaluation platform or as a standalone card with any processor capable of handling SPI communication. For the connection to the TIDA-00123 platform, the connector J2 handles the communication.




Figure 3. Connector J2 (Bottom Side)

The connector, J1, on the top side of the board, is a 14-pol connector that can connect the board to any processor platform with a standard flat cable.




Figure 4. Connector J1 (Top Side)

The pins described in [Table 2](#) have to be connected to the connector J1 of the TIDA-00236 to communicate with the card.

**Table 2. Pin Description J1**

J1	SIGNALS	DESCRIPTION
2	/CS0	Chip select / latch: rising edge to transfer data to outputs Y0 to Y7
4	SCLK	Serial clock
7	XRST	Reset: high to reset the outputs
8	MOSI	Master Out Slave In: Data to be sent to the digital output card
13	24 V	5 to 24 V host-side power
14	GND	Ground signal

### 5.1 SPI Interface

The implemented serial is a standard SPI interface with all four channels implemented. The processor connected to the board will have to act as SPI master and provide the clock on the SCLK pin.

**Table 3. SPI Signal Connections**

PIN	DESCRIPTION	POSITION ON J1	POSITION ON J2
SCLK	Serial Clock (output from master)	4	3
MOSI	Master Output, Slave Input	8	7
MISO	Master Input, Slave Output	6	5
/CS0	Chip Select and Latch (active low, data transferred to outputs Y0 to Y7 with rising edge).	2	1

When driven high, the XRST pin (pin 7 on J1 and pin 26 on J2) resets all internal logic and all DRV8804 registers are cleared.

### 5.2 Fault Signal

The /XFAULT (pin 5 on J1 and pin 6 on J2) is a global fault signal for any of the eight outputs. The pin is driven low in the case of an overcurrent event in any of the DRV8804s. At the same time, the driver with an overcurrent event is turned off. The driver remains turned off for about 1.2 ms before it retries to start and clear the fault signal. /XFAULT also is cleared if the XRST pin is activated or the 24-V field supply is removed (J61 or J62).

If the die temperature in the DRV8804s exceeds safe limits, all output is switched off and the /XFAULT is driven low. Operation will resume when the temperature falls under the limit.

### 5.3 Power Supply

For the board to operate a 24-V power supply needs to be supplied to the pin 35, 36, 37 or 38 on the connector J2 or pin 13 on connector J1. The ground needs to be connected according to [Figure 3](#) or [Figure 4](#) depending on which connector is in use. This power supplies the primary side of the ISO7141 and ISO7421 over the LM2936.

### 5.4 Output and Field Power Connector

In the connector J61 and J62, connect 24 V and the ground to the labeled screw terminals. The eight loads can be connected between 24 V and the eight outputs labeled as Y7 to Y0 on the connectors J61 and J62. Earth on J61 and J62 is connected to machine earth.

## 6 Getting Started Firmware

The TIDA-00236\_demo\_code.c is a SPI driver in c-code that, with small modifications, can be compiled on most MCU and MPU platforms. The most important sectors of the code are described in the following sections.

### 6.1 Data Bits


DB23:DB0 is sent to the digital output card through software controlled SPI. DB23:DB16 corresponds to output **Y7-Y0**. DB15:DB0 corresponds to the eight red LEDs (D49 to D56) and the eight orange LEDs (D41 to D48) interleaved as shown in [Table 4](#).

**Table 4. Data Bits (DB23:DB0) with Corresponding Function**

Data Bits (DB23:DB0)																							
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Y7	Y6	Y5	Y4	Y3	Y2	Y1	Y0	R7	O7	R6	O6	R5	O5	R4	O4	R3	O3	R2	O2	R1	O1	R0	O0

The sequence for sending DB23:DB0 is as follows:

1. Assert XRST (pin 7 on J1 or pin 26 on J2) to reset the card and de-assert the pin.
2. Assert /CS0 (pin 2 on J1 or pin 1 on J2) to enable the card.
3. Set SCLK (pin 4 on J1 or pin 3 on J2) to LOW Put DB23:DB0 on MOSI (pin 8 on J1 or pin 7 on J2) starting with MSB (DB23) and make SCLK HIGH. Repeat this for DB23:DB0 in total 24 times to shift out all data bits.



**Figure 5. Data Bits Transfer Pattern**

### 6.2 GPIO for SPI

The code assumes a port on address 0x100 (variable *IOPort*). For the SPI communication, the GPIOs are listed in [Table 5](#).

**Table 5. GPIOs used for SPI**

SPI SIGNAL	SCLK	MOSI	MISO	/CS	XRST	/XFAULT
PORT PIN	0	1	2	3	4	5

If another port and pins are used the addresses in the variable *IOPort* and *Pin\_Masks* should be changed accordingly. In the code, set the output (Y7 to Y0) one by one and check the /XFAULT pin. If /XFAULT is high, then switch on the red LEDs (D49 to D56).

The MOSI is not used in this code example. In other words, there is no SPI data transfer from the card to the controller side.


## 7 Test Setup

### 7.1 Output Current Capability

The GW inSTEK GPS-4303 quad-output DC power supplies are:

- Two 0 to 30 V at up to 3A
- One 8 to 15 V at 1 A
- One 2.2 to 5.5 V at 1 A

All four outputs of one group (Y0 to Y3 or Y4 to Y7) are connected via individual 48- $\Omega$ , 12-W resistors to 24 V of the power supply. GND and Earth are connected to 0 V of the power supply. Then all outputs are programmed to turn on. The current from the power supply into the resistors should read 2 A. The temperature of the driving switch is observed and settle around 50°C at a room temperature of 25°C. The drop voltage over the switch should be around 250 mV.




**Figure 6. Measurement Setup for Over- and Undervoltage Lockout**

## 7.2 Rise and Fall Times, Propagation Delay

The GW inSTEK GPS-4303 quad-output DC power supplies are:

- Two 0 to 30 V at up to 3A
- One 8 to 15 V at 1 A
- One 2.2 to 5.5 V at 1 A
- Oscilloscope: Tektronix TDS 3034

All four outputs of one group (Y4 to Y7) are connected via individual 48-Ω, 12-W resistors to 24 V of the power supply. GND and Earth are connected to 0 V of the power supply. The oscilloscope is connected to the latch input on the host side with channel one and to output Y7 with channel two. It is set to normal trigger rising edge with the trigger coming from channel one. The trigger level is 1 V. Then all outputs are programmed to turn on. The oscilloscope captures a falling edge on Y7. Afterwards, all outputs are programmed to turn off, and the oscilloscope captures a rising edge on Y7. The measurement is repeated with the other three outputs of the same group. Then the resistors are connected to the second group of outputs (Y0 to Y3) and the measurement continues on these.



**Figure 7. Measurement Setup for Rise and Fall Times and Propagation Delay**

**8 Test Data**
**Table 6. Test Results**

SYMBOL	PARAMETER	CONDITIONS	SPECIFICATION			MEAS.	UNIT
			MIN	TYP	MAX		
$V_{IN}$	Input voltage	Normal operation	10	24	33	24.5	V
$I_{IN}$	Input current	Normal operation	-	15	50 <sup>(1)</sup>	14	mA
$V_{LOAD}$	Load supply voltage	Normal operation	0	24	44	24.5	V
$I_{LOAD}$	Load current	Per channel $T_A = 60^\circ\text{C}$	-	500	600	- <sup>(2)</sup>	mA
		Per channel $T_A = 25^\circ\text{C}$	-	700	1000	- <sup>(2)</sup>	mA
$P_{LOSS}$	Power loss per channel	$R_L = 48 \Omega$ , $V_{LOAD} = 24 \text{ V}$ , $T_A = 25^\circ\text{C}$	-	200	-	- <sup>(2)</sup>	mW
$f_{SW}$	Switching frequency	Resistive load		1000		1000	Hz
		Inductive load, 0.1 H all channels		10		- <sup>(2)</sup>	Hz
$t_{RISE}$	Load voltage rise time 10% .. 90%	$R_L = 48 \Omega$ , $V_{LOAD} = 24 \text{ V}$ , $T_A = 25^\circ\text{C}$	-	600	-	550	ns
$t_{FALL}$	Load voltage fall time 90% .. 10%	$R_L = 48 \Omega$ , $V_{LOAD} = 24 \text{ V}$ , $T_A = 25^\circ\text{C}$	-	120	-	125	ns
$t_{PD}$	Propagation Delay (latch to output change)	$R_L = 48 \Omega$ , $V_{LOAD} = 24 \text{ V}$ , $T_A = 25^\circ\text{C}$	60	150	200	165	ns
$I_{PEAK}$	Peak current (1ms)		2.3		3.8	- <sup>(2)</sup>	A
$P_{IND}$	Inductive power for each group of channels <sup>(3)</sup>				0.5	- <sup>(2)</sup>	J/s

<sup>(1)</sup> Depends on number of LEDs on and communication activity

<sup>(2)</sup> Based on calculations derived from DRV8804 datasheet

<sup>(3)</sup> Outputs Y0 to Y3 are one group and outputs Y4 to Y7 are one group

In **Figure 8** and **Figure 9**, channel 3 (purple) is connected to the /CS0 signal of the host connector and triggers on the rising edge. This edge causes the data to transfer to the outputs Y0 to Y7 and is therefore best suited to capture the output transitions (channel 4, green) and the timings for the propagation delay measurement. The fall time is dominated by the switching speed of the output transistor in the driver. Due to the open drain configuration, the rise time results from the RC combination formed by the 10-nF capacitor connected to the switch output in the reference design, the driver output capacitance and the 48-Ω load resistor at the output.




Figure 8. Fall Time




Figure 9.  $t_{PD}$  Falling Edge




Figure 10. Rise Time




Figure 11.  $t_{PD}$  Rising Edge

## 9 Design Files

### 9.1 Schematics

To download the schematics, see the design files at [TIDA-00236](http://www.ti.com/Design-Files/TIDA-00236).







Figure 12. Connectors Schematic




Figure 13. PSU Schematic





Figure 14. LED Drivers and Power Stages Schematic



**Figure 15. Output Connectors and Protection Schematic**

## 9.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-00236](#).

**Table 7. BOM**

ITEM	QTY	REFERENCE	VALUE	PART DESCRIPTION	MANUFACTURER	MANUFACTURER PARTNUMBER	PCB FOOTPRINT	NOTE
1	1	PCB1		Printed Circuit Board	Any	PCB		Printed Circuit Board
2	7	C2, C23, C28, C29, C35, C36, C41	0.1 $\mu$ F	CAP, CERM, 0.1 $\mu$ F, 25 V, $\pm$ 10%, X5R, 0402	MuRata	GRM155R61E104KA87D	0402	GRM155R61E104KA87D
3	1	C21	0.022 $\mu$ F	CAP, CERM, 0.022 $\mu$ F, 50 V, $\pm$ 10%, C0G/NP0, 0402	MuRata	GCM155R71H223KA55D	0402	GCM155R71H223KA55D
4	1	C22	4.7 $\mu$ F	CAP, CERM, 4.7 $\mu$ F, 16 V, $\pm$ 10%, X7R, 0805	MuRata	GRM21BR71C475KA73L	0805_HV	GRM21BR71C475KA73L
5	1	C24	0.1 $\mu$ F	CAP, CERM, 0.1 $\mu$ F, 50 V, $\pm$ 10%, X7R, 0603	MuRata	GCM188R71H104KA57D	0603	GCM188R71H104KA57D
6	1	C25	0.47 $\mu$ F	CAP, CERM, 0.47 $\mu$ F, 6.3 V, $\pm$ 10%, X5R, 0402	MuRata	GRM155R60J474KE19D	0402S	GRM155R60J474KE19D
7	1	C33	1000 pF	CAP, CERM, 1000 pF, 2 KV, 10% X7R 1206	Johanson Dielectrics Inc	202R18W102KV4E	1206	202R18W102KV4E
8	3	C42, C43, C44	0.1 $\mu$ F	CAP, CERM, 0.1 $\mu$ F, 50 V, $\pm$ 10%, X7R, 0603	AVX	06035C104KAT2A	0603	06035C104KAT2A
9	2	C45, C46	0.1 $\mu$ F	CAP, CERM, 0.1 $\mu$ F, 100 V, $\pm$ 10%, X7R, 0805	Samsung	CL21B104KCFSFNE	0805_HV	CL21B104KCFSFNE
10	8	C61, C62, C63, C64, C65, C66, C67, C68	0.01 $\mu$ F	CAP, CERM, 0.01 $\mu$ F, 50 V, $\pm$ 10%, X8R, 0603	TDK	C1608X8R1H103K	0603	C1608X8R1H103K
11	4	C69, C70, C71, C72	4700 pF	CAP, CERM, 4700 pF, 50 V, $\pm$ 10%, X5R, 0603	MuRata	GRM188R61H472KA01D	0603	GRM188R61H472KA01D
12	1	C74	1 $\mu$ F	CAP, CERM, 1 $\mu$ F, 50 V, $\pm$ 10%, X7R, 1206	TDK	C3216X7R1H105K	1206	C3216X7R1H105K
13	1	C75	0.1 $\mu$ F	CAP, CERM, 0.1 $\mu$ F, 50 V, $\pm$ 10%, X7R, 0603	Kemet	C0603C104K5RACTU	0603	C0603C104K5RACTU
14	4	D21, D22, D24, D25	Green	LED, Green, SMD	Lite-On	LTST-C190KGKT	LED_LTST-C190_G	LTST-C190KGKT
15	1	D23	MMBD1204	Diode, Small Signal, 100 V, 200 mA	Fairchild	D-MMBD1204	SOT-23	D-MMBD1204
16	1	D33	33 V	Diode, TVS, Bi, 33 V, 400 W, SMA	Littelfuse	SMAJ33CA	SMA	SMAJ33CA
17	1	D34	300 V	Diode, Standard Recovery Rectifier, 300 V, 1 A, SMA	ON Semiconductor	MRA4003T3G	SMA	MRA4003T3G
18	8	D41, D42, D43, D44, D45, D46, D47, D48	Orange	LED, Orange, SMD	Lite-On	LTST-C190KFKT	LED_LTST-C190	LTST-C190KFKT
19	8	D49, D50, D51, D52, D53, D54, D55, D56	Red	LED, Red, SMD	Lite-On	LTST-C190CKT	LED_LTST-C190_Red	LTST-C190CKT

Table 7. BOM (continued)

ITEM	QTY	REFERENCE	VALUE	PART DESCRIPTION	MANUFACTURER	MANUFACTURER PARTNUMBER	PCB FOOTPRINT	NOTE
20	2	D57, D58	48 V	Diode, TVS, Uni, 48 V, 600 W, SMB	Diodes Inc.	SMBJ48A-13-F	SMB	SMBJ48A-13-F
21	8	D61, D62, D63, D64, D65, D66, D67, D68	90 V	Diode, Switching, 90 V, 0.1 A, 0603 Diode	Bourns	CD0603-S0180	Diode_0603	CD0603-S0180
22	8	D69, D70, D71, D72, D73, D74, D75, D76	Blue	LED, Blue, SMD	OSRAM	LB Q39G-L2N2-35-1	LB Q39G_BLUE	LB Q39G-L2N2-35-1
23	1	J1		Header, 100mil, 7x2, Vertical, Gold, SMT	Samtec	TSM-107-02-L-DV-P	SAMTEC_TSM-107-02-L-DV-P	TSM-107-02-L-DV-P
24	1	J2		Receptacle, 0.8 mm, 25x2, SMT	Samtec	ERF8-025-05.0-L-DV-K-TR	CONN_ERF8-025-05_0-L-DV-L-TR	ERF8-025-05.0-L-DV-K-TR
25	2	J61, J62		Terminal Block, 6 A, 3.5-mm Pitch, 7-Pos, TH	On-Shore Technology	ED555/7DS	On-Shore_ED555-7DS	ED555/7DS
26	1	L21	68 $\mu$ H	Inductor, Wirewound, Ferrite, 68 $\mu$ H, 0.35 A, 0.852 $\Omega$ , SMD	Bourns	SRN4026-680M	SRN4026	SRN4026-680M
27	1	LBL1		Thermal Transfer Printable Labels, 0.650" W x 0.200" H - 10,000 per roll	Brady	THT-14-423-10	Label_650x200	Size: 0.65" x 0.20 "
28	2	R7, R9	1.5 k	RES, 1.5 k $\Omega$ , 5%, 0.063 W, 0402	Vishay-Dale	CRCW04021K50J NED	0402	CRCW04021K50JN ED
29	2	R21, R35	7.5 k	RES, 7.5 k $\Omega$ , 5%, 0.063 W, 0402	Vishay-Dale	CRCW04027K50J NED	0402S	CRCW04027K50JN ED
30	1	R22	10.0	RES, 10.0 $\Omega$ , 1%, 0.1 W, 0603	Vishay-Dale	CRCW060310R0F KEA	0603	CRCW060310R0FK EA
31	1	R23	86.6 k	RES, 86.6 k $\Omega$ , 1%, 0.1 W, 0603	Vishay-Dale	CRCW060386K6F KEA	0603	CRCW060386K6FK EA
32	1	R24	66.5 k	RES, 66.5 k $\Omega$ , 1%, 0.1 W, 0603	Vishay-Dale	CRCW060366K5F KEA	0603	CRCW060366K5FK EA
33	2	R25, R36	1.2 k	RES, 1.2 k $\Omega$ , 5%, 0.063 W, 0402	Vishay-Dale	CRCW04021K20J NED	0402S	CRCW04021K20JN ED
34	2	R26, R30	2.00 k	RES, 2.00 k $\Omega$ , 1%, 0.063 W, 0402	Vishay-Dale	CRCW04022K00F KED	0402	CRCW04022K00FK ED
35	2	R27, R28	4.7 k	RES, 4.7 k $\Omega$ , 5%, 0.063 W, 0402	Vishay-Dale	CRCW04024K70J NED	0402S	CRCW04024K70JN ED
36	5	R29, R32, R33, R34, R42	10 E	RES, 10 $\Omega$ , 5%, 0.063 W, 0402	Vishay-Dale	CRCW040210R0J NED	0402S	CRCW040210R0JN ED
37	1	R31	1.00	RES, 1.00 $\Omega$ , 1%, 0.125 W, 0805	Vishay-Dale	CRCW08051R00F KEA	0805_HV	CRCW08051R00FK EA
38	1	R41	3.74 k	RES, 3.74 k $\Omega$ , 1%, 0.1 W, 0603	Vishay-Dale	CRCW06033K74F KEA	0603	CRCW06033K74FK EA
39	8	R61, R62, R63, R64, R65, R66, R67, R68	10.0 k	RES, 10.0 k $\Omega$ , 1%, 0.1 W, 0603	Vishay-Dale	CRCW060310K0F KEA	0603	CRCW060310K0FK EA

**Table 7. BOM (continued)**

ITEM	QTY	REFERENCE	VALUE	PART DESCRIPTION	MANUFACTURER	MANUFACTURER PARTNUMBER	PCB FOOTPRINT	NOTE
40	1	RF1	47	RES, 47 $\Omega$ , 10%, 2 W, Fusible, TH	TT Electronics/IRC	EMC2-47RKI	EMC2	47 Ohm
41	1	U2		IC, EEPROM, 2KB, 1 MHZ, SOIC-8	Atmel	AT24C02C-SSHM-B	SOIC-8M	AT24C02C-SSHM-B
42	1	U21		Ultra-Low Quiescent Current LDO Voltage Regulator, 4-pin SOT-223, Pb-Free	National Semiconductor	LM2936MP-3.3/NOPB	MP04A_N	LM2936MP-3.3/NOPB
43	1	U22		100-V, 150-mA Constant On-Time Buck Switching Regulator, 8-pin MSOP, Pb-Free	Texas Instruments	LM5009AMM/NOPB	MUA08A_N	LM5009AMM/NOPB
44	1	U23		1 Mbps Dual Channels, 1 / 1, Digital Isolator, 3.3 V / 5 V, $-40^{\circ}\text{C}$ to $105^{\circ}\text{C}$ , 8-pin SOIC (D), Green (RoHS and no Sb/Br)	Texas Instruments	ISO7421DR	D0008A_N	ISO7421DR
45	1	U24		4242-VPK Small-Footprint and Low-Power Quad Channels Digital Isolators, DBQ0016A	Texas Instruments	ISO7141CCDBQ	DBQ0016A_N	ISO7141CCDBQ
46	1	U41		16-Bit Constant-Current LED Sink Driver, 3 to 5.5 V, $-40^{\circ}\text{C}$ to $85^{\circ}\text{C}$ , 24-pin SOP (DBQ24), Green (RoHS and no Sb/Br)	Texas Instruments	TLC5927IDBQR	DBQ0024A_N	TLC5927IDBQR
47	2	U42, U43		Quad Serial Interface Low-Side Driver IC, PWP0016D	Texas Instruments	DRV8804PWP	PWP0016D_N	DRV8804PWP

### 9.3 PCB Layout

#### Layer Plots

To download the layer plots, see the design files at [TIDA-00236](http://www.ti.com/lit/zip/TIDA-00236).




Figure 16. Top Silkscreen




Figure 17. Top Solder Mask




Figure 18. Top Layer




Figure 19. Bottom Layer




Figure 20. Bottom Solder Mask





Figure 21. Bottom Silkscreen



Symbol	Hit Count	Tool Size	Plated	Hole Type
⊛	10	7.874mil (0.2mm)	PTH	Round
⊙	43	8mil (0.203mm)	PTH	Round
⊗	2	10mil (0.254mm)	PTH	Round
□	274	12mil (0.305mm)	PTH	Round
○	5	16mil (0.406mm)	PTH	Round
⊗	24	19.685mil (0.5mm)	PTH	Round
▽	12	28mil (0.711mm)	PTH	Round
□	2	33mil (0.838mm)	PTH	Round
◇	2	43.307mil (1.1mm)	PTH	Round
▽	14	50mil (1.27mm)	PTH	Round
○	2	57.087mil (1.45mm)	NPTH	Round
⊛	4	137.795mil (3.5mm)	PTH	Round
394 Total				

Figure 22. Drill Drawing




Figure 23. Mechanical Dimensions

### 9.3.1 Layout Recommendations

The ISO7141 and ISO7421 are designed for high speed operation. To minimize reflections and possible bit errors series resistors are added to all data and clock outputs. The corresponding areas are circled yellow in Figure 24. Good cooling of the DRV8804s requires thermal vias under the devices, circled green. On the bottom side as seen in Figure 25, a large contiguous copper area is used as heat sink. The user must prevent traces from unintentionally blocking the heat flow.




Figure 24. Layout Guidelines 1




Figure 25. Bottom Layers



## 10 References

1. PLC I/O Module Front-End Controller Using a Tiva C Series ARM Cortex-M4 MCU, TIDA-00123 ([TIDU191](#))
2. Thermal Considerations for Surface Mount Layouts ([PDF](#))

## 11 About the Author

**INGOLF FRANK** is a systems engineer in the Texas Instruments Factory Automation and Control team, focusing on PLC I/O modules. Ingolf works across multiple product families and technologies to leverage the best solutions possible for system level application design. Ingolf earned his electrical engineering degree [Dipl. Ing. (FH)] in the field of information technology at the University of Applied Sciences Bielefeld, Germany in 1991.

**ANUPAM MAJJAGI** is doing his master thesis at Texas Instruments in the Factory Automation and Control team. A part of his thesis involves writing test programs and firmware to test TIDA-00236 and communicate with the design. He is pursuing his master degree in embedded and microelectronics at Hochschule Darmstadt, Germany.

**HENRIK MANNESSON** is a system engineer at Texas Instruments Germany in the Factory Automation and Control team. Henrik earned his master of science in electrical engineering (MSEE) from Lunds University of Technology (LTH), Lund, Sweden.

## IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.