Version B

Application Report



Literature Number: SWCA139B April 2012–Revised September 2012

WARNING: EXPORT NOTICE

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from Disclosing party under this Agreement, or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorisation from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws. This provision shall survive termination or expiration of this Agreement.

According to our best knowledge of the state and end-use of this product or technology, and in compliance with the export control regulations of dual-use goods in force in the origin and exporting countries, this technology is classified as follows:

US ECCN: EAR99

EU ECCN: EAR99

And may require export or re-export license for shipping it in compliance with the applicable regulations of certain countries.



ABSTRACT

This application note for TPS65910x, a power companion device for application processors (see the device data sheet) lists the connection details for each pin. The ball details include a brief explanation of the function of each pin or signal and whether the signal is analog or digital. Use this information to check the connectivity for each ball on a system schematic.

In addition to this list, customers are advised to use the information in the data sheet, (TI literature number <u>SWCS046</u>).

NOTE: Customer must ensure that the power-up sequence for the application processor is met. This document does not cover the details of the power-up sequence for TPS65910 or the application processor. Refer to the device data sheet and the reference designs for the application processors for the correct power-up sequence requirements.

1 Recommended Operating Conditions

| Parameter | Test Conditions | Min | Nom | Max | Unit |
|---|-----------------|---------|------|-----|------|
| V _{CC} : Input voltage range on pins/balls VCC5, VCC7 ⁽¹⁾⁽²⁾ | 2.7 | 3.6 | 5.5 | V | |
| V _{CCP} : Input voltage range on pins/bal | 1.7 | 3.6 | 5.5 | V | |
| Input voltage range on pins/balls VD | 1.65 | 1.8/3.3 | 3.45 | V | |
| Input voltage range on pins/balls PW | 0 | 3.6 | 5.5 | V | |
| Input voltage range on pins/balls SD. SCLSR_EN1, SLEEP | 1.65 | VDDIO | 3.45 | V | |
| Input voltage range on pins/balls PW | 1.65 | VDDIO | 5.5 | V | |
| Input voltage range on balls BOOT1, | 1.65 | VRTC | 1.95 | V | |

⁽¹⁾ VCC7 should be connected to the highest supply that is connected to the device VCCx pin. The exception is that VCC2 and VCC4 can be higher than VCC7.

⁽²⁾ VCC2 and VCC4 must be connected together (to the same voltage).

⁽³⁾ If VDD3 boost is used, VAUX33 must be set to 2.8 V or higher and enabled before VDD3.

SmartReflex is a trademark of Texas Instruments.

3



| Name | BGA Pin | Туре | I/O ⁽¹⁾ | Description | Recommended Connection ⁽²⁾ | Not Used Features |
|-----------|------------|---------|--------------------|---|---|--|
| PWRHOLD | 1 | Digital | I | Switch on, switch off control signal, mode defined in EEPROM | Switch-on, switch-off mode: Can be connected to an external signal for PMIC power-up/power- down control or If control is not required, then can be tied to VRTC | Floating (internal pulldown active by default) |
| VMMC | 2 | Power | 0 | LDO regulator output | Connect to a 2.2-µF filter capacitor | Floating |
| VCC3 | 3 | Power | I | VMMC and VAUX33 power input | Connect to VBAT with a 4.7-µF capacitor | Connected to VCCs |
| VAUX33 | 4 | Power | 0 | LDO regulator output | Connect to a 2.2-µF filter capacitor | Floating |
| VDIG2 | 5 | Power | 0 | LDO regulator output | Connect to a 2.2-µF filter capacitor | Floating |
| VCC6 | 6 | Power | I | VDIG1 and VDIG2 power input | Connect to VBAT with a 4.7-µF capacitor. Needs external input or preregulated output from TPS65910x | Connected to VCCs |
| VDIG1 | 7 | Power | 0 | LDO regulator output | Connect to a 2.2-µF filter capacitor | Floating |
| SDA_SDI | 8 | Digital | I/O | I ² C bidirectional data signal/serial peripheral interface data input (multiplexed) | External 1.2-k pullup to I/O supply | N/A |
| SCL_SCK | 9 | Digital | I/O | I ² C bidirectional clock signal/serial peripheral interface clock input (multiplexed) | External 1.2-k pullup to I/O supply | N/A |
| SDASR/EN2 | 10 | Digital | I/O | Enable for supplies/voltage scaling dedicated I ² C data | Processor I ² C for SmartReflex [™] control with external pullup to VIO or connected to GPIO for DC-DC/LDO control; external1.2-k pullup to I/O supply | Floating |
| SCLSR/EN1 | 11 | Digital | I/O | Enable for supplies/voltage scaling dedicated I ² C clock | Processor I ² C for SmartReflex control with external pullup to VIO or connected to GPIO for DC-DC/LDO control; external1.2-k pullup to I/O supply | Floating |
| VDDIO | 12 | Power | I | Digital I/Os supply | Connect to system I/O supply: an external I/O supply or I/O supply provided by TPS65910x (usually VIO). | N/A |
| VCCIO | 13 | Power | I | VIO DC-DC power Input | Connect to VBAT with a 10-µF capacitor | Connected to VCCs |
| SWIO | 14 | Power | 0 | VIO DC-DC switched output | Connected to a 2.2-µH inductor and a 10-µF capacitor to ground | Floating |
| GNDIO | 15 | Power | I/O | VIO DC-DC power ground | GND | GND |
| VFBIO | 16 | Analog | I | VIO feedback voltage | Connected to a 2.2- μ H inductor (other node that is away from the device) | GND or floating (internal pulldown) |

Table 1. TPS65910x Schematic Checklist

⁽¹⁾ I = Input; O = Output; OD = Open Drain

⁽²⁾ VBAT is the battery or any input source other than preregulation. The maximum level is 5.5 V.

4 TPS65910x Schematic Checklist

www.ti.com

| Table 1. TPS65910x Schematic Checklist (con | tinued) |
|---|---------|
|---|---------|

| Name | BGA Pin | Туре | I/O ⁽¹⁾ | Description | Recommended Connection ⁽²⁾ | Not Used Features |
|-----------|------------|---------|--------------------|---|---|--|
| REFGND | 17 | Analog | I/O | Reference ground | Connect to AGND (clean ground), same as 32K crystal GND | N/A |
| VREF | 18 | Analog | 0 | Bandgap voltage | Connect to 0.1-µF capacitor to REFGND. Capacitor close to device | N/A |
| BOOT1 | 19 | Digital | I | Power-up sequence selection | Connect to VRTC for the EEPROM boot up sequence | N/A |
| OSC32KIN | 20 | Analog | I | 32-kHz crystal oscillator | Depending on EEPROM configuration: – If RC oscillator, then OSC32KIN: grounded – If crystal oscillator, then crystal oscillator connected to OSC32KIN – If bypass clock, then OSC32KIN: input | N/A |
| OSC32KOUT | 21 | Analog | I | 32-kHz Crystal oscillator | Depending on EEPROM configuration: – If RC oscillator, then OSC32KOUT: floating – If crystal oscillator, then crystal oscillator connected to OSC32KOUT – If bypass clock, then OSC32KOUT: floating | N/A |
| VDAC | 22 | Power | 0 | LDO regulator output | Connect to a 2.2-µF filter capacitor | Floating |
| VCC5 | 23 | Power | I | VDAC and VPLL power input | Connec to VBAT with a 4.7-µF capacitor | Connected to VCCs |
| VPLL | 24 | Power | 0 | LDO regulator output | Connect to a 2.2-µF filter capacitor | Floating |
| TESTV | 25 | Analog | 0 | Analog test output (DFT) | Floating | Floating |
| BOOT0 | 26 | Digital | I | Digital I Power-up sequence selection | Connect to GND for the EEPROM boot up | N/A |
| VBACKUP | 27 | Power | I | Backup battery input | Backup battery - supercap or rechargeable coincell; $C_{BB} = 10 \text{ mF}$ | Connected to VCC7 |
| VCC7 | 28 | Power | I | VRTC power input and analog references supply | VBAT (5.5-V maximum) or other preregulated supply. Must be first supply provided for TPS65910x. Connect to a 4.7-µF filter capacitor | N/A |
| VRRTC | 29 | Power | 0 | LDO regulator output | Connect to a 2.2-µF filter capacitor | N/A |
| VFB3 | 30 | Analog | I | VDD3 feedback voltage | Connect to an LED and to a $10-\mu$ F capacitor to GND. See page 2 of the datasheet. | GND |
| SW3 | 31 | Power | 0 | VDD3 DC-DC switched output | Connect to a LED and to a 4.7-µH inductor to VBAT and use a 4.7-µF input capacitor. See page 2 of the datasheet. | Floating |
| VFB1 | 32 | Analog | I | VDD1 feedback voltage | Connected to a 2.2-µH inductor (other node that is away from the device) | GND or floating (internal pulldown) |
| PWRON | 33 | Digital | I | External switch-on control (on button) | Push-button. PWRON transition low will power up PMIC | Floating (internal pullup active by default) |
| GND1 | 34 | Power | I/O | VDD1 DC-DC power ground | GND | GND |
| SW1 | 35 | Power | 0 | VDD1 DC-DC switched output | Connected to a 2.2-µH inductor and a 10-µF capacitor to ground | Floating |



| Name | BGA Pin | Туре | I/O ⁽¹⁾ | Description | Recommended Connection ⁽²⁾ | Not Used Features |
|-------------|------------|---------|--------------------|---|--|-------------------------------------|
| VCC1 | 36 | Power | I | VDD1 DC-DC power input | Connect to VBAT with a 10-µF capacitor | Connected to VCCs |
| SLEEP | 37 | Digital | I | ACTIVE-to-SLEEP state transition control signal | Connected to processor control pin (that is, GPIO or any other low-power mode control pin). The polarity of SLEEP signal is set in DEVCTRL2_REG.SLEEPSIG_POL. | GND or floating |
| CLK32KOUT | 38 | Digital | 0 | 32-kHz clock output | To processor 32K clock input | Floating |
| GPIO_CKSYNC | 39 | Digital | I/O | Configurable general-purpose I/O or DC-DCs synchronization clock input signal | GPIO (GPI with PU set by default) or DC-DCs synchronization clock input | Floating |
| NRESPWRON | 40 | Digital | 0 | Power off reset | Connect to reset input of the processor or any other similar function to show device power up is complete | N/A |
| VCC2 | 41 | Power | I | VDD2 DC-DC power input | Connect to VBAT with a 10-µF capacitor | Connected to VCCs |
| SW2 | 42 | Power | 0 | VDD2 DC-DC switched output | Connected to a 2.2-µH inductor and a 10-µF capacitor to ground | Floating |
| GND2 | 43 | Power | I/O | VDD2 DC-DC power ground | GND | GND |
| VFB2 | 44 | Analog | I | VDD2 DC-DC feedback voltage | Connected to a 2.2-µH inductor (other node that is away from the device) | GND or floating (internal pulldown) |
| INT1 | 45 | Digital | 0 | Interrupt flag | Connect to the processor interrupt pin or a GPIO (optional) | Floating |
| VAUX1 | 46 | Power | 0 | LDO regulator output | Connect to a 2.2-µF filter capacitor | Floating |
| VCC4 | 47 | Power | I | VAUX1 and VAUX2 power input | Connect to VBAT with a 4.7-µF capacitor | GND if VAUX1 and VAUX2 are not used |
| VAUX2 | 48 | Power | 0 | LDO regulator output | Connect to a 2.2-µF filter capacitor | Floating |

www.ti.com

3 **Revision History**

The following table summarizes the TPS65910x Schematic Checklist versions.

Note: Numbering may vary from previous versions.

| Version | Literature Number | Date | Notes |
|---------|-------------------|----------------|--------------------|
| * | SWCA139 | April 2012 | See ⁽¹⁾ |
| A | SWCA139A | May 2012 | See ⁽²⁾ |
| В | SWCA139B | September 2012 | See ⁽³⁾ |

⁽¹⁾ TPS65910x Schematic Checklist, (SWCA139) - initial release.

(2)

Update Table 1 - Update VBACKUP: Replace Connected to VCC5 by Connected to VCC7

7

Revision History

^{TPS65910x Schematic Checklist, (SWCA139A) Update Table 1 - Update OSC32KIN and OSC32KOUT Recommended Connection and Not Used Features} (3) TPS65910x Schematic Checklist, (SWCA139B) -

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

| Products | | Applications | |
|------------------------------|--------------------------|-------------------------------|-----------------------------------|
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com | | |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessconne | ctivity | |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated