

EVM User's Guide: TAS67CD-AEC

TAS67CD-AEC User's Guide




Description

The TAS67CD-AEC add-on card implements two, 4-channel TAS67x Class-D audio amplifier ICs and is compatible with TI Audio DSP EVMs through the AEC form-factor connector. Each add-on card provides up to 8 channels of 50W amplified digital audio output.

Features

- 2x TAS6754-Q1, Automotive Rated, 4-Channel Class-D Amplifiers

- Up to 50 Watt output per channel, up to 8 channels, to 4mm banana plug output
- TI DSP Audio Expansion Card (AEC) Form-Factor.
Compatible with:
 - AUDIO-AM275-EVM
 - AUDIO-AM62D-EVM
- Amplifier PVDD power input 4.25V to 18.5V through banana plugs
 - Reverse polarity and over-voltage protection for amplifier power



1 Evaluation Module Overview

1.1 Introduction

The TAS67CD-AEC add-on card was developed to enable prototyping of multi-channel digital audio systems based on the TAS6754-Q1 4-channel Class-D amplifier and TI AM275x and AM62Dx families of processors. The TAS67CD-AEC implements the TI Audio Expansion Connector (AEC) interface available on audio baseboard EVM such as the AUDIO-AM275-EVM and AUDIO-AM62D-EVM.

With audio baseboard EVM providing two AEC interfaces, this enables creating 16-channel amplified audio systems. Combined with the audio baseboard EVM's onboard audio ADC, DAC and networking resources, the combined audio EVM system can be used to prototype a range of networked audio systems typical of automotive, in-vehicle, installations and industry standard surround sound topologies.

This user's guide describes how to properly use the add-on card with the audio baseboard EVM. This user's guide also details many important aspects of the add-on board including but not limited to power tree description, signal pathways, pin header descriptions, test points, and selectable switch settings.

Please see the [TAS67CD-AEC](#) tools page for schematics, bill of materials and PCB design files for this add-on card.

1.1.1 Important Usage Notes

Note

This is the first revision of this User's Guide. For any questions or points of clarity, refer to [E2E®](#).

Note

An external power supply is required for operation of this add-on board. Requirements for J13/J15 PVDD input power:

- Nominal output voltage: 4.5-18.5 VDC
 - Peak current: 11 Amps
-

Note

The TAS67CD-AEC J13/J15 PVDD banana plug receptacles can sink a peak of 11 Amps.




Figure 1-1. TAS67CD-AEC - High Current Warning

Note

Multiple indicator LED are located on the TAS67CD-AEC to quickly inform the user of normal or faulty operating states. See [Indicator LED](#) for full description of the different indicator LED states.

Note

The AM275 and AM62 Version 11.0 SDKs are designed for a previous revision of the TAS67CD-AEC (Revision E1) and require adding a GPIO write for each TAS67 device's STBY pin to wake the device out of standby mode.

Note

TI recommends using an external power supply or accessory which complies with applicable regional safety standards such as (by example) UL, CSA, VDE, CCC, PSE.

1.2 Kit Contents

- TAS67CD-AEC PCB assembly
- Mounting screws, nuts and washers for attaching the TAS67CD-AEC to either the AUDIO-AM275-EVM or AUDIO-AM62D-EVM for desktop usage convenience

1.3 Specification

The TAS67CD-AEC EVM is intended to expand on compatible TI Audio DSP EVMs. The Audio Expansion Connector (AEC) enables up to eight channels of 50W amplified digital audio output using two TAS6754-Q1 devices. The Audio DSP EVM uses I2C through the AEC to manage the TAS67 devices. Digital audio data is sent to the TAS67 devices using the MCASP peripheral of the SOC on the Audio DSP EVM.

An external power supply is needed to power the TAS67 devices and the PVDD and VBAT power rails. The allowed input range for PVDD and VBAT is 4.25V to 18.5V, with a maximum current draw of 11A.

[Figure 2-1](#) shows the complete block diagram for the TAS67CD-AEC.

1.4 Device Information

TAS6754-Q1

TAS6754-Q1 is a four-channel digital-input Class-D audio amplifier that implements 1L modulation only requiring one inductor per BTL channel reducing system size and cost by removing four inductors compared to a traditional design. Additionally, 1L modulation lowers switching losses compared to traditional Class-D modulation schemes.

More information about the TAS6754-Q1 can be found on the [TAS6754-Q device product page](#).

2 Hardware

2.1 System Components

The highlight of the TAS67CD-AEC is the two TAS6754-Q1 (TAS67x), 4-channel, Class-D audio amplifier devices (U5, U7) and the supporting components for these devices. The AEC connector (J1) provides I/O power (IOVDD), resets, I2C control, and MCASP TDM data stream from an attached host processor. A low-current, 5V accessory power rail (VSYS5V) is also provided from the AEC for LED and heatsink fans.




Figure 2-1. TAS67CD-AEC System Block Diagram

TAS67x high-current amplifier power (PVDD) and accessory battery power (VBAT) are provided through a set of banana plugs which feed into an LM74502 reverse-polarity, over-voltage, and over-current protection circuit.

MCASP TDM audio data is provided from the MCASPX port of the AEC connector. The MCASP TDM signals are buffered through a set of LMK1C1102 1:2 buffers with each output going to one of the TAS67x amplifiers. MCASP Frame Sync (FSYNC) is buffered through an LMK1C1104 1:4 buffer, with two of the outputs routed to the onboard TAS67x amplifiers and two outputs routed back to the AEC to provide frame-sync synchronization feedback for the host processor through the AEC ECAP pins.

A manual switch (SW1) is provided for selecting between PORZ and RESETSTATZ AEC reset paths. Each TAS67x also has switches (SW2, SW4) for toggling the GPIO0/MUTE# optional input to the TAS67x devices.

Breakout/debug headers (J2, J3) provide an easy to probe location for all of the AEC signals used on the design and most of the unused AEC signals as well.

2.1.1 System Components Top




Figure 2-2. System Components Top

Table 2-1. System Components Top

Reference Designator	Description	Reference Designator	Description
U7, H2	TAS67x Device 0 IC and Heatsink	J2, J3	AEC Breakout Headers
U5, H1	TAS67x Device 1 IC and Heatsink	S1	PORZ/RESETSTATZ AEC Select
U1, U2, U3, U4	LMK1C1102/04 MCASP TDM buffers	S4	TAS0 GPIO0/MUTE# Select
J13, J15	PVDD Input Power/Ground Banana Plug Receptacles	S2	TAS1 GPIO0/MUTE# Select
J17, J18, J19, J20, J21, J22, J23, J24	TAS67x Device 0 (TAS0) Output Audio Banana Plug Receptacles	U6, D4, Q4, Q5	LM74502 Input Power Protection
J4, J5, J6, J7, J8, J9, J10, J10, J11	TAS67x Device 1 (TAS1) Output Audio Banana Plug Receptacles	J12, J25	Optional Heatsink Fan Power
L1, L2, L3, L4	TAS1 Output Inductors	L6, L7, L8, L9	TAS0 Output Inductors

2.1.2 System Components Bottom




Figure 2-3. Components Bottom

Table 2-2. System Components Bottom

Reference Designator	Description	Reference Designator	Description
J1	Audio Expansion Card (AEC) Connector		

2.2 Power Requirements

The TAS67CD-AEC requires multiple power inputs for operation. The TAS67CD-AEC power tree is shown in the below block diagram. IOVDD and VSYS5V0 are provided through the AEC connector from the host processor board. PVDD is provided through a set of banana plug receptacles and requires an external compatible DC supply be attached to the board.




Figure 2-4. TAS67CD-AEC Power Tree

The requirements for all of these power inputs are described in the table below. The IOVDD and VSYS5V0 requirements are compatible with the AM275-AUDIO-EVM and AM62D-AUDIO-EVM AEC interface implementations.

Table 2-3. Power Requirements

Power Rail	Connector Location	Description	Min	Max	Units
PVDD/VBAT	Banana Plug Receptacles • J13 - PVDD/VBAT • J15 - GND	TAS67x Amplifier Power (PVDD) and battery power(VBAT)	4.5	18.5	Volts
				11	Amps
IOVDD	AEC Connector J1.10, J1.12	Digital I/O Power	1.71	3.465	Volts
				TBD	Amps
VSYS5V0	AEC Connector J1.2, J1.4, J1.6	5.0V LED and Fan Power	4.75	5.25	Volts
				TBD	Amps

2.3 Setup

Typical audio baseboard EVM and TAS67CD-AEC system setup is described below. The TAS67CD-AEC add-on card requires a compatible host processor baseboard that includes the TI audio expansion connector (AEC) interface.

Note

As of the publication of this document the TAS67CD-AEC has only been tested with the AM275-AUDIO-EVM and the AM62D-AUDIO-EVM. Other audio baseboards implementing compatible AEC interface signals don't work in a similar manner.

Setup Steps

- The baseboard and add-on card system is assembled by attaching the TAS6CD-AEC AEC connector (J1, bottom of the board) with the baseboard EVM AEC1 and/or AEC2 (J13, J12) located on the top of the baseboard EVM.

- Additional mounting screws can be attached to the TAS67CD-AEC and audio baseboard to provide a level mounting when using the system on a bench top environment.
- Switch S1 can be setup for RESETSTATZ or PORZ usage depending on attached baseboard EVM reset output options.
 - See [Reset Select Switch](#) for SW1 setup information.
- TAS0/TAS1 audio output banana jack binding posts can be attached to compatible speakers.
 - See [External Speaker Setup and Requirements](#) below for speaker requirements.
 - See [TAS67x Audio Output](#) for description of all audio outputs.
- J13/J15 banana jack binding posts for PVDD/VBAT can be powered from DC source supply. PVDD supply can be powered before the baseboard EVM is powered. Power is gated based on reset signal from attached host board.
- The audio baseboard EVM can now be powered and TAS67CD-AEC compatible application run.




Figure 2-5. AM275-AUDIO-EVM and TAS67CD-AEC Setup

External Speaker Setup and Requirements

The TAS67x amplifiers are designed to work with externally attached speakers with load between 2-ohm minimum and 4-ohm typical. This range is typical of many available speaker systems.

The 4-ohm typical loading aligns with the characterized audio and power efficiency performance quoted in the TAS6754-Q1 data sheet. See [TAS6754-Q1 Datasheet](#) for full description of TAS67x output loading requirements.

2.4 Header Information

The TAS67CD-AEC includes two primary data headers. These are the AEC J1 header on the bottom side of the board and the AEC breakout/debug headers J2 and J3 on the top of the board. These headers are described in the tables below.

The AEC J1 header on this add-on board is implemented with a Samtec QTE-040-01-L-D-A. The mating baseboard connector is a Samtec QSE-040-01-L-D-A. Not all signals available on the full super-set of the AEC interface are implemented on this add-on board.

2.4.1 Connector Pinout

[Table 2-4](#) includes the full pinout for the AEC connector with the pin numbers, baseboard EVM I/O direction, and TAS67CD-AEC schematic net name.

Direction of signals are relative to baseboard EVM.

- I - used as input to baseboard EVM
- O - used as output from baseboard EVM
- IO - used as either input/output baseboard EVM
- PWR - power
- GND - ground return
- X - unused on this design

Table 2-4. AEC Header (J1) Description

AEC Net Name	Type	J1 Pin Number	Type	AEC Net Name
PORZ_AEC	O	1	2	PWR
	X	3	4	PWR
	X	5	6	PWR
GND	GND	7	8	GND
ECAP_FRAMESYNC1	I	9	10	PWR
ECAP_FRAMESYNC2	I	11	12	PWR
	X	13	14	X
GND	GND	15	16	GND
SPI_CLK	O	17	18	O
SPI_D0	O	19	20	IO
SPI_D1	I	21	22	GND
SPI_CS0	O	23	24	O
GND	GND	25	26	GND
MCASPX_AX0	O	27	28	I
MCASPX_AX1	O	29	30	I
GND	GND	31	32	IO
AECCLKIN	I	33	34	IO
GND	GND	35	36	GND
MCASPX_ACLKX	O	37	38	IO
MCASPX_FSX	O	39	40	IO
MCASPX_FSR	I	41	42	O
MCASPX_ACLKR	I	43	44	O
GND	GND	45	46	GND
AECCLKOUT	O	47	48	X
GND	GND	49	50	GND
	X	51	52	X
	X	53	54	X

Table 2-4. AEC Header (J1) Description (continued)

AEC Net Name	Type	J1 Pin Number		Type	AEC Net Name
RESETSTATZ_AEC	O	55	56	X	
GND	GND	57	58	GND	GND
	X	59	60	X	
	X	61	62	O	UART_TX
	X	63	64	I	UART_RX
GND	GND	65	66	GND	GND
MCASPY_SERIAL0	IO	67	68	IO	MCASPY_SERIAL4
MCASPY_SERIAL1	IO	69	70	IO	MCASPY_SERIAL5
MCASPY_SERIAL2	IO	71	72	IO	MCASPY_SERIAL6
MCASPY_SERIAL3	IO	73	74	IO	MCASPY_SERIAL7
GND	GND	75	76	GND	GND
MCASPY_ACLKX	O	77	78	I	MCASPY_ACLKR
MCASPY_AFSX	O	79	80	I	MCASPY_AFSR

2.4.2 Debug Connector Pinouts

The below tables [Table 2-5](#) and [Table 2-6](#) describe the two AEC breakout/debug headers. These headers provide a convenient location to probe all of the AEC signals used on this design and most of the unused AEC signals as well.

Direction of signals are relative to baseboard EVM.

- I - used as input to baseboard EVM
- O - used as output from baseboard EVM
- IO - used as either input/output baseboard EVM
- PWR - power
- GND - ground return
- X - unused on this design

Table 2-5. Debug Header 1(J2) Description

AEC Net Name	Type	J1 Pin Number		Type0	AEC Net Name
GND	GND	1	2	GND	GND
MCASPX_ACLKX	O	3	4	O	AECCLKOUT
MCASPX_ACLKR	I	5	6	I	AECCLKIN
GND	GND	7	8	GND	GND
MCASPX_FSX	O	9	10	I	ECAP_FRAME_SYNC1
MCASPX_FSR	I	11	12	I	ECAP_FRAME_SYNC2
GND	GND	13	14	GND	GND
MCASPX_AX0	O	15	16	O	I2C_SCL
MCASPX_AX1	O	17	18	IO	I2C_SDA
MCASPX_AR2	I	19	20	O	SPI_CLK
MCASPX_AR3	I	21	22	O	SPI_CS0
MCASPX_SERIAL4	IO	23	24	O	SPI_CS1
MCASPX_SERIAL5	IO	25	26	O	SPI_D0
MCASPX_SERIAL6	IO	27	28	I	SPI_D1
MCASPX_SERIAL7	IO	29	30	O	UART_TX
GND	GND	31	32	I	UART_RX

Table 2-6. Debug Header 2 (J3) Description

AEC Net Name	Type	J1 Pin Number		Type0	AEC Net Name
GND	GND	1	2	GND	GND
MCASPX_ACLKX	O	3	4	O	AECCLKOUT
MCASPX_ACLKR	I	5	6	I	AECCLKIN
GND	GND	7	8	GND	GND
MCASPX_FSX	O	9	10	I	ECAP_FRAMESYNC1
MCASPX_FSR	I	11	12	I	ECAP_FRAMESYNC2
GND	GND	13	14	GND	GND
MCASPX_AX0	O	15	16	O	I2C_SCL
MCASPX_AX1	O	17	18	IO	I2C_SDA
MCASPX_AR2	I	19	20	O	SPI_CLK
MCASPX_AR3	I	21	22	O	SPI_CS0
MCASPX_SERIAL4	IO	23	24	O	SPI_CS1
MCASPX_SERIAL5	IO	25	26	O	SPI_D0
MCASPX_SERIAL6	IO	27	28	I	SPI_D1
MCASPX_SERIAL7	IO	29	30	O	UART_TX
GND	GND	31	32	I	UART_RX

2.5 Interfaces

The below sections describe the individual signal paths in this design. See [Figure 2-1](#) for overall signal connectivity.

I2C Configuration Interface

The AEC I2C management bus I2C interface (pins 18 and 20) is used to control and configure the TAS67x Device 0 (TAS0, U7), TAS67x Device 1 (TAS1, U5) and an onboard 4Kbit EEPROM (CAT24C04WI-GT3, U4).

Table 2-7. TAS67CD-AEC I2C Addresses

Device	7-bit Address (Omitting Read/Write# bit)	8-bit Address (Including Read/Write# bit)
TAS67x Device 0 (TAS0, U7)	0x70	Write: 0xE0
		Read: 0xE1
TAS67x Device 1 (TAS1, U5)	0x71	Write: 0xE2
		Read: 0xE3
4Kbit EEPROM (CAT24C04WI-GT3, U4).	0x54/0x55	Write: 0xA8/0xAA
		Read: 0xA9/0xAB

MCASP TDM Data Interface

A subset of the AEC MCASPX interface is used to stream TDM audio data to the TAS67x Device 0 (TAS0, U7), TAS67x Device 1 (TAS1, U5) and stream amplifier telemetry data back to the host processor.

The AEC MCASPX_AX0 signal provides a TDM bitstream and synchronous bit block to a set of LMK1C1102 (U1, U3) 1:2 buffers. These buffers direct the bitstream to both TAS0 and TAS1. Likewise the AEC MCASPX_FSX frame-sync signal feeds an LMK1C1104 (U2) 1:4 buffer, providing frame synchronization to both TAS0 and TAS1 and providing feedback framesync signals ECAP_FRAMESYNC1 and ECAP_FRAMESYNC2 for the host processor through the AEC interface.

Finally, TAS0 outputs to AEC MCASPX_AR2 and TAS1 outputs to AEC MCASPX_AR3. These RX bitstreams carry optional, realtime amplifier telemetry data back to the host processor.

TAS67x Audio Output

An array of standard 4mm, banana plug binding posts are provided for quick speaker attachment to each of the TAS67x audio outputs. These are implemented as color coded posts, with Keystone model 7006 RED for positive output and model 7007 BLACK for negative output. PCB silkscreen is also provided to help guide connections during system setup.

Figure 2-6 and Table 2-8 describe this output array.




Figure 2-6. TAS67x Audio Output Banana Plug Binding Posts

Table 2-8. TAS67x Audio Output Banana Plug Binding Posts

TAS67x Device	Silkscreen Labels	Audio Output Channel	Reference Designator
TAS67x Device 0 (TAS0, U7)	T0-CH1	OUT_1P	J23
		OUT_1M	J24
	T0-CH2	OUT_2P	J21
		OUT_2M	J22
	T0-CH3	OUT_3P	J19
		OUT_3M	J20
	T0-CH4	OUT_4P	J18
		OUT_4M	J17

Table 2-8. TAS67x Audio Output Banana Plug Binding Posts (continued)

TAS67x Device	Silkscreen Labels	Audio Output Channel	Reference Designator
TAS67x Device 1 (TAS1, U5)	T1-CH1	OUT_1P	J11
		OUT_1M	J10
	T1-CH2	OUT_2P	J9
		OUT_2M	J8
	T1-CH3	OUT_3P	J7
		OUT_3M	J6
	T1-CH4	OUT_4P	J5
		OUT_4M	J4

2.6 Switch Information

There are multiple manual switches on this design to allow for static option selection.

Reset Select Switch

The reset select switch (SW1) is used to select the TAS67CD-AEC reset source from the AEC interface. This is a single pole, double throw (SPDT) switch that selects between the AEC PORZ and RESETSTATZ signals. This switch is set depending on the supported reset signal provided by the attached audio baseboard EVM.

In the orientation shown, and as shown in PCB silkscreen, the lower switch position can be selected for use with the AUDIO-AM62D-EVM using the PORZ output. Likewise, the upper position is used to select the




Figure 2-7. Reset Select Switch Diagram


TAS67x GPIO Select Switches

The reset select switches (SW4 and SW2) are used to toggle the TAS67x GPIO0 input high or low. This GPIO0 is a software configurable input option which can be used to select a few different modes of operation, including the MUTE mode. This is a single pole, single throw (SPST) switch that selects between the IOVDD and GND being applied to the TAS67x GPIO0 pin. By default, the switch state is ignored by the TAS67x until the GPIO0 programmable input is programmed by I2C register writes.

See the TAS6754-Q1 data sheet for more information on using the GPIO0 input.

In the orientation shown, and as described in PCB silkscreen, the left switch position sets the GPIO0 input to GND. Likewise the right switch position sets the GPIO0 to IOVDD.

With no external pulls on GPIO0 and GPIO1, STBY uses internal pull down to hold the state of these signals. TAS0 and TAS1 can not play audio until GPIO0 and GPIO1 are written high.



Multiple LEDs are used to provide quick visual indication of the operating state of the TAS67CD-AEC. See the [Figure 2-9](#) figure for all LED locations and [Table 2-9](#) for all LED state definitions.



Function Grouping	Reference Designator	Description	
Power Enabled Indicators	D5	VDDIO - Digital I/O Power Power Enabled	<ul style="list-style-type: none"> • Lit: VDDIO enabled • Unlit: VDDIO not enabled
	D6	PVDD - Amplifier Power Power Enabled	<ul style="list-style-type: none"> • Lit: PVDD enabled • Unlit: PVDD not enabled
Reset Indicators	D11	System PORZ State Indicator	<ul style="list-style-type: none"> • Lit: PORZ high - system out of reset • Unlit: PORZ low - system held in reset

Table 2-9. Indicator LED Definitions (continued)

Function Grouping	Reference Designator	Description	
TAS0 (U7) Indicators	D8	Standby (STBY#) state indicator	<ul style="list-style-type: none"> • Lit: TAS67x in standby • Unlit: TAS67x not in standby (normal operating state)
	D9	Fault (FAULT#) state indicator	<ul style="list-style-type: none"> • Lit: TAS67x in fault state • Unlit: TAS67x not in fault (normal operating state)
	D10	Power-Down (PD#) state indicator	<ul style="list-style-type: none"> • Lit: TAS67x in power down • Unlit: TAS67x out of power down (normal operating state)
TAS1 (U5) Indicators	D1	Standby (STBY#) state indicator	<ul style="list-style-type: none"> • Lit: TAS67x in standby • Unlit: TAS67x not in standby (normal operating state)
	D2	Fault (FAULT#) state indicator	<ul style="list-style-type: none"> • Lit: TAS67x in fault state • Unlit: TAS67x not in fault (normal operating state)
	D3	Power-Down (PD#) state indicator	<ul style="list-style-type: none"> • Lit: TAS67x in power down • Unlit: TAS67x out of power down (normal operating state)

2.8 Test Points

Multiple debug hooks are included to enable quick probing of critical system power and signal nets. These are implemented as small through-hole mounted loops for ease of attaching different oscilloscope probes and meter leads.

Table 2-10. Debug Hook Description

Reference Designator	Attached Signal
TP4	VSYS5V0
TP6	PVDD
TP33	VDDIO
TP35, TP34	GND
TP5	PORZ
TP20	GPIO0
TP22	GPIO1




Figure 2-10. Debug Hooks

3 Software

AM275 Software Development Kits

AM275x software development kits (SDK) are available for download at the [AM2754-Q1 Product Page](#). Each of these SDK include application software examples making use of the TAS67CD-AEC add-on board. See SDK documentation for details.

- [AM275-FREERTOS-SDK](#) FreeRTOS SDK for AM275 – RTOS, No-RTOS
- [AM275-AWE-SDK](#) Audio Weaver SDK based on AM275 (available upon request)

AM62D Software Development Kits

AM62D software development kits (SDK) are available for download at the [AM62D-Q1 Product Page](#). Each of these SDK include application software examples making use of the TAS67CD-AEC add-on board. See SDK documentation for details.

- [AM62D-RESTRICTED-SW](#) AM62D SDKs for the early customers (available upon request)
- [AM62D-AWE-SDK](#) Audio Weaver SDK based on AM62d (available upon request)

AM275 and AM62D SDK version 11.0 support

The examples in version 11.0 of both the AM275 and AM62D SDK require additional modification to work with Rev A of the TAS67CD-AEC. The Rev A design requires writing a logic 1 to the STBY pins of each TAS67 device to wake the device from standby mode. Waking the device from standby must be done before sending any I2C commands to the TAS67 for configuration so the TAS67 is configured correctly. The TAS67 STBY pins are routed to the AEC connector and are connected to the AM275 and AM62D devices GPIO pins as specified in [Table 3-1](#)

Table 3-1. TAS67 STBY routing to AM275 and AM62D

TAS67	AM275 EVM	AM62D EVM
AEC1 TAS0	MCU_GPIO0_15 (A6)	EXP1_GPIO0_33 (L17)
AEC1 TAS1	GPIO0_12 (C16)	EXP1_GPIO0_34 (K19)
AEC2 TAS0	MCU_GPIO0_4 (A9)	EXP2_GPIO0_57 (W20)
AEC2 TAS1	MCU_GPIO0_3 (B8)	EXP2_GPIO0_58 (W19)

4 Hardware Design Files

TAS67CD-AEC Rev A Design Files

See the [TAS67CD-AEC Design File Package](#) for the full TAS67CD-AEC design package.

- Altium Designer 24 project files schematic, layout and BOM
- Fabrication ready CAM in Gerber/ODB++ formats

5 References

Reference Documents

In addition to this document, the following references are available for download:

TAS6754-Q1 Documentation

- [TAS6754-Q1](#) Automotive, 19V, digital-input four-channel Class-D audio amplifier with 1L modulation
- [TAS6754-Q1 Datasheet](#)
- [TAS6754Q1EVM](#) TAS6754-Q1 evaluation module

AM275x DSP Documentation

- [AM2754-Q1](#) 80 GFLOPS DSP microcontroller for automotive audio with quad core ARM® Cortex®-R5F, 10.75MB SRAM
- [AUDIO-AM275-EVM](#) AM275x audio evaluation module

AM62Dx DSP Documentation

- [AM62D-Q1](#) Automotive 40GFLOPS DSP audio processor with Arm® Cortex®-A53, Cortex-R5F and LPDDR4
- [AUDIO-AM62D-EVM](#) AM62D expandable hardware for premium audio

6 Trademarks

E2E® is a registered trademark of Texas Instruments.

All trademarks are the property of their respective owners.

7 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
May 2025	*	Initial release.

STANDARD TERMS FOR EVALUATION MODULES

1. *Delivery:* TI delivers TI evaluation boards, kits, or modules, including any accompanying demonstration software, components, and/or documentation which may be provided together or separately (collectively, an "EVM" or "EVMs") to the User ("User") in accordance with the terms set forth herein. User's acceptance of the EVM is expressly subject to the following terms.
 - 1.1 EVMs are intended solely for product or software developers for use in a research and development setting to facilitate feasibility evaluation, experimentation, or scientific analysis of TI semiconductors products. EVMs have no direct function and are not finished products. EVMs shall not be directly or indirectly assembled as a part or subassembly in any finished product. For clarification, any software or software tools provided with the EVM ("Software") shall not be subject to the terms and conditions set forth herein but rather shall be subject to the applicable terms that accompany such Software
 - 1.2 EVMs are not intended for consumer or household use. EVMs may not be sold, sublicensed, leased, rented, loaned, assigned, or otherwise distributed for commercial purposes by Users, in whole or in part, or used in any finished product or production system.
2. *Limited Warranty and Related Remedies/Disclaimers:*
 - 2.1 These terms do not apply to Software. The warranty, if any, for Software is covered in the applicable Software License Agreement.
 - 2.2 TI warrants that the TI EVM will conform to TI's published specifications for ninety (90) days after the date TI delivers such EVM to User. Notwithstanding the foregoing, TI shall not be liable for a nonconforming EVM if (a) the nonconformity was caused by neglect, misuse or mistreatment by an entity other than TI, including improper installation or testing, or for any EVMs that have been altered or modified in any way by an entity other than TI, (b) the nonconformity resulted from User's design, specifications or instructions for such EVMs or improper system design, or (c) User has not paid on time. Testing and other quality control techniques are used to the extent TI deems necessary. TI does not test all parameters of each EVM. User's claims against TI under this Section 2 are void if User fails to notify TI of any apparent defects in the EVMs within ten (10) business days after delivery, or of any hidden defects with ten (10) business days after the defect has been detected.
 - 2.3 TI's sole liability shall be at its option to repair or replace EVMs that fail to conform to the warranty set forth above, or credit User's account for such EVM. TI's liability under this warranty shall be limited to EVMs that are returned during the warranty period to the address designated by TI and that are determined by TI not to conform to such warranty. If TI elects to repair or replace such EVM, TI shall have a reasonable time to repair such EVM or provide replacements. Repaired EVMs shall be warranted for the remainder of the original warranty period. Replaced EVMs shall be warranted for a new full ninety (90) day warranty period.

WARNING

Evaluation Kits are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems.

User shall operate the Evaluation Kit within TI's recommended guidelines and any applicable legal or environmental requirements as well as reasonable and customary safeguards. Failure to set up and/or operate the Evaluation Kit within TI's recommended guidelines may result in personal injury or death or property damage. Proper set up entails following TI's instructions for electrical ratings of interface circuits such as input, output and electrical loads.

NOTE:

EXPOSURE TO ELECTROSTATIC DISCHARGE (ESD) MAY CAUSE DEGRADATION OR FAILURE OF THE EVALUATION KIT; TI RECOMMENDS STORAGE OF THE EVALUATION KIT IN A PROTECTIVE ESD BAG.

3 Regulatory Notices:

3.1 United States

3.1.1 Notice applicable to EVMs not FCC-Approved:

FCC NOTICE: This kit is designed to allow product developers to evaluate electronic components, circuitry, or software associated with the kit to determine whether to incorporate such items in a finished product and software developers to write software applications for use with the end product. This kit is not a finished product and when assembled may not be resold or otherwise marketed unless all required FCC equipment authorizations are first obtained. Operation is subject to the condition that this product not cause harmful interference to licensed radio stations and that this product accept harmful interference. Unless the assembled kit is designed to operate under part 15, part 18 or part 95 of this chapter, the operator of the kit must operate under the authority of an FCC license holder or must secure an experimental authorization under part 5 of this chapter.

3.1.2 For EVMs annotated as FCC – FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant:

CAUTION

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

FCC Interference Statement for Class A EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

FCC Interference Statement for Class B EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- *Reorient or relocate the receiving antenna.*
- *Increase the separation between the equipment and receiver.*
- *Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.*
- *Consult the dealer or an experienced radio/TV technician for help.*

3.2 Canada

3.2.1 For EVMs issued with an Industry Canada Certificate of Conformance to RSS-210 or RSS-247

Concerning EVMs Including Radio Transmitters:

This device complies with Industry Canada license-exempt RSSs. Operation is subject to the following two conditions:

(1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Concernant les EVMs avec appareils radio:

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes: (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

Concerning EVMs Including Detachable Antennas:

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication. This radio transmitter has been approved by Industry Canada to operate with the antenna types listed in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

Concernant les EVMs avec antennes détachables

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante. Le présent émetteur radio a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés dans le manuel d'usage et ayant un gain admissible maximal et l'impédance requise pour chaque type d'antenne. Les types d'antenne non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de l'émetteur.

3.3 Japan

3.3.1 *Notice for EVMs delivered in Japan:* Please see http://www.tij.co.jp/sds/ti_ja/general/eStore/notice_01.page 日本国内に輸入される評価用キット、ボードについては、次のところをご覧ください。

<https://www.ti.com/ja-jp/legal/notice-for-evaluation-kits-delivered-in-japan.html>

3.3.2 *Notice for Users of EVMs Considered "Radio Frequency Products" in Japan:* EVMs entering Japan may not be certified by TI as conforming to Technical Regulations of Radio Law of Japan.

If User uses EVMs in Japan, not certified to Technical Regulations of Radio Law of Japan, User is required to follow the instructions set forth by Radio Law of Japan, which includes, but is not limited to, the instructions below with respect to EVMs (which for the avoidance of doubt are stated strictly for convenience and should be verified by User):

1. Use EVMs in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal Affairs and Communications on March 28, 2006, based on Sub-section 1.1 of Article 6 of the Ministry's Rule for Enforcement of Radio Law of Japan,
2. Use EVMs only after User obtains the license of Test Radio Station as provided in Radio Law of Japan with respect to EVMs, or
3. Use of EVMs only after User obtains the Technical Regulations Conformity Certification as provided in Radio Law of Japan with respect to EVMs. Also, do not transfer EVMs, unless User gives the same notice above to the transferee. Please note that if User does not follow the instructions above, User will be subject to penalties of Radio Law of Japan.

【無線電波を送信する製品の開発キットをお使いになる際の注意事項】 開発キットの中には技術基準適合証明を受けていないものがあります。技術適合証明を受けていないもののご使用に際しては、電波法遵守のため、以下のいずれかの措置を取っていただく必要がありますのでご注意ください。

1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご使用いただく。
2. 実験局の免許を取得後ご使用いただく。
3. 技術基準適合証明を取得後ご使用いただく。

なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。

上記を遵守頂けない場合は、電波法の罰則が適用される可能性があることをご留意ください。 日本テキサス・インスツルメンツ株式会社
東京都新宿区西新宿 6 丁目 2 4 番 1 号
西新宿三井ビル

3.3.3 *Notice for EVMs for Power Line Communication:* Please see http://www.tij.co.jp/sds/ti_ja/general/eStore/notice_02.page

電力線搬送波通信についての開発キットをお使いになる際の注意事項については、次のところをご覧ください。<https://www.ti.com/ja-jp/legal/notice-for-evaluation-kits-for-power-line-communication.html>

3.4 European Union

3.4.1 *For EVMs subject to EU Directive 2014/30/EU (Electromagnetic Compatibility Directive):*

This is a class A product intended for use in environments other than domestic environments that are connected to a low-voltage power-supply network that supplies buildings used for domestic purposes. In a domestic environment this product may cause radio interference in which case the user may be required to take adequate measures.

4 *EVM Use Restrictions and Warnings:*

4.1 EVMS ARE NOT FOR USE IN FUNCTIONAL SAFETY AND/OR SAFETY CRITICAL EVALUATIONS, INCLUDING BUT NOT LIMITED TO EVALUATIONS OF LIFE SUPPORT APPLICATIONS.

4.2 User must read and apply the user guide and other available documentation provided by TI regarding the EVM prior to handling or using the EVM, including without limitation any warning or restriction notices. The notices contain important safety information related to, for example, temperatures and voltages.

4.3 *Safety-Related Warnings and Restrictions:*

4.3.1 User shall operate the EVM within TI's recommended specifications and environmental considerations stated in the user guide, other available documentation provided by TI, and any other applicable requirements and employ reasonable and customary safeguards. Exceeding the specified performance ratings and specifications (including but not limited to input and output voltage, current, power, and environmental ranges) for the EVM may cause personal injury or death, or property damage. If there are questions concerning performance ratings and specifications, User should contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may also result in unintended and/or inaccurate operation and/or possible permanent damage to the EVM and/or interface electronics. Please consult the EVM user guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative. During normal operation, even with the inputs and outputs kept within the specified allowable ranges, some circuit components may have elevated case temperatures. These components include but are not limited to linear regulators, switching transistors, pass transistors, current sense resistors, and heat sinks, which can be identified using the information in the associated documentation. When working with the EVM, please be aware that the EVM may become very warm.

4.3.2 EVMs are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems. User assumes all responsibility and liability for proper and safe handling and use of the EVM by User or its employees, affiliates, contractors or designees. User assumes all responsibility and liability to ensure that any interfaces (electronic and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard. User assumes all responsibility and liability for any improper or unsafe handling or use of the EVM by User or its employees, affiliates, contractors or designees.

4.4 User assumes all responsibility and liability to determine whether the EVM is subject to any applicable international, federal, state, or local laws and regulations related to User's handling and use of the EVM and, if applicable, User assumes all responsibility and liability for compliance in all respects with such laws and regulations. User assumes all responsibility and liability for proper disposal and recycling of the EVM consistent with all applicable international, federal, state, and local requirements.

5. *Accuracy of Information:* To the extent TI provides information on the availability and function of EVMs, TI attempts to be as accurate as possible. However, TI does not warrant the accuracy of EVM descriptions, EVM availability or other information on its websites as accurate, complete, reliable, current, or error-free.

6. *Disclaimers:*

6.1 EXCEPT AS SET FORTH ABOVE, EVMS AND ANY MATERIALS PROVIDED WITH THE EVM (INCLUDING, BUT NOT LIMITED TO, REFERENCE DESIGNS AND THE DESIGN OF THE EVM ITSELF) ARE PROVIDED "AS IS" AND "WITH ALL FAULTS." TI DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED, REGARDING SUCH ITEMS, INCLUDING BUT NOT LIMITED TO ANY EPIDEMIC FAILURE WARRANTY OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY THIRD PARTY PATENTS, COPYRIGHTS, TRADE SECRETS OR OTHER INTELLECTUAL PROPERTY RIGHTS.

6.2 EXCEPT FOR THE LIMITED RIGHT TO USE THE EVM SET FORTH HEREIN, NOTHING IN THESE TERMS SHALL BE CONSTRUED AS GRANTING OR CONFERRING ANY RIGHTS BY LICENSE, PATENT, OR ANY OTHER INDUSTRIAL OR INTELLECTUAL PROPERTY RIGHT OF TI, ITS SUPPLIERS/LICENSORS OR ANY OTHER THIRD PARTY, TO USE THE EVM IN ANY FINISHED END-USER OR READY-TO-USE FINAL PRODUCT, OR FOR ANY INVENTION, DISCOVERY OR IMPROVEMENT, REGARDLESS OF WHEN MADE, CONCEIVED OR ACQUIRED.

7. *USER'S INDEMNITY OBLIGATIONS AND REPRESENTATIONS.* USER WILL DEFEND, INDEMNIFY AND HOLD TI, ITS LICENSORS AND THEIR REPRESENTATIVES HARMLESS FROM AND AGAINST ANY AND ALL CLAIMS, DAMAGES, LOSSES, EXPENSES, COSTS AND LIABILITIES (COLLECTIVELY, "CLAIMS") ARISING OUT OF OR IN CONNECTION WITH ANY HANDLING OR USE OF THE EVM THAT IS NOT IN ACCORDANCE WITH THESE TERMS. THIS OBLIGATION SHALL APPLY WHETHER CLAIMS ARISE UNDER STATUTE, REGULATION, OR THE LAW OF TORT, CONTRACT OR ANY OTHER LEGAL THEORY, AND EVEN IF THE EVM FAILS TO PERFORM AS DESCRIBED OR EXPECTED.

8. *Limitations on Damages and Liability:*

8.1 *General Limitations.* IN NO EVENT SHALL TI BE LIABLE FOR ANY SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL, OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THESE TERMS OR THE USE OF THE EVMS , REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO, COST OF REMOVAL OR REINSTALLATION, ANCILLARY COSTS TO THE PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES, RETESTING, OUTSIDE COMPUTER TIME, LABOR COSTS, LOSS OF GOODWILL, LOSS OF PROFITS, LOSS OF SAVINGS, LOSS OF USE, LOSS OF DATA, OR BUSINESS INTERRUPTION. NO CLAIM, SUIT OR ACTION SHALL BE BROUGHT AGAINST TI MORE THAN TWELVE (12) MONTHS AFTER THE EVENT THAT GAVE RISE TO THE CAUSE OF ACTION HAS OCCURRED.

8.2 *Specific Limitations.* IN NO EVENT SHALL TI'S AGGREGATE LIABILITY FROM ANY USE OF AN EVM PROVIDED HEREUNDER, INCLUDING FROM ANY WARRANTY, INDEMNITY OR OTHER OBLIGATION ARISING OUT OF OR IN CONNECTION WITH THESE TERMS, , EXCEED THE TOTAL AMOUNT PAID TO TI BY USER FOR THE PARTICULAR EVM(S) AT ISSUE DURING THE PRIOR TWELVE (12) MONTHS WITH RESPECT TO WHICH LOSSES OR DAMAGES ARE CLAIMED. THE EXISTENCE OF MORE THAN ONE CLAIM SHALL NOT ENLARGE OR EXTEND THIS LIMIT.

9. *Return Policy.* Except as otherwise provided, TI does not offer any refunds, returns, or exchanges. Furthermore, no return of EVM(s) will be accepted if the package has been opened and no return of the EVM(s) will be accepted if they are damaged or otherwise not in a resalable condition. If User feels it has been incorrectly charged for the EVM(s) it ordered or that delivery violates the applicable order, User should contact TI. All refunds will be made in full within thirty (30) working days from the return of the components(s), excluding any postage or packaging costs.

10. *Governing Law:* These terms and conditions shall be governed by and interpreted in accordance with the laws of the State of Texas, without reference to conflict-of-laws principles. User agrees that non-exclusive jurisdiction for any dispute arising out of or relating to these terms and conditions lies within courts located in the State of Texas and consents to venue in Dallas County, Texas. Notwithstanding the foregoing, any judgment may be enforced in any United States or foreign court, and TI may seek injunctive relief in any United States or foreign court.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated