

How to Unlock JTAG and Debug the Hardware Security Module (HSM) on Jacinto7 Security Enabled Devices with Lauterbach



ABSTRACT

This user guide describes the process for unlocking JTAG and accessing the Hardware Security Module (HSM) with Lauterbach's TRACE32™ debugger. The instructions provided in this guide apply to all Jacinto 7 Security Enabled (HS-SE) devices that contain the Security Management Subsystem Generation 2 architecture.

Table of Contents

1 Introduction	2
1.1 Unlocking JTAG With Jacinto7 Security Enabled Devices.....	2
2 Steps to Unlock JTAG for HSM Core With TRACE32	3
2.1 Modifying the SCI Client Default Security Board Configuration.....	3
2.2 Building the SCI Client Security Board Configuration.....	4
2.3 Modifying the Secondary Bootloader's x509 Certificate.....	5
2.4 Building the Secondary Bootloader.....	7
2.5 Verifying Secondary Bootloader and TIFS is Executing.....	7
2.6 Creating a Downloadable x509 Certificate With a Debug Extension.....	7
2.7 Execution of TRACE32 Unlock Script.....	8
2.8 Attaching to HSM Core With TRACE32.....	9

List of Figures

Figure 1-1. Security Management Subsystem Generation 2 Architecture.....	2
Figure 2-1. Secure Debug Structure – Example Configuration.....	3
Figure 2-2. (SPL < 9.0 SDK) Secure Debug Structure – Example Configuration.....	4
Figure 2-3. (SPL 9.0+ SDK) Secure Debug Structure – Example Configuration.....	4
Figure 2-4. Windows Build – x509 Template.....	6
Figure 2-5. Ubuntu Build – x509 Certificate Generation Script.....	6
Figure 2-6. Verifying SBL and TIFS Boot.....	7
Figure 2-7. TRACE32 – Secure JTAG Unlock Script.....	8
Figure 2-8. TRACE32 – Successful Secure JTAG Unlock Response.....	9
Figure 2-9. TRACE32 – HSM Attach Script.....	10
Figure 2-10. TRACE32 – HSM Debugging.....	10

List of Tables

Table 2-1. Security Board Configuration Elements for JTAG Unlock.....	3
---	---

Trademarks

TRACE32™ is a trademark of Lauterbach GmbH.

Arm® and Cortex® are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

All trademarks are the property of their respective owners.

1 Introduction

The Jacinto7 Security Management Subsystem (SMS) is composed of two Arm® Cortex®-M4F cores. The primary core is referred to as the TI Foundational Security Module (TIFS) and executes TI foundational security functions. Furthermore, the secondary core is referred to as the Hardware Security Module (HSM) and is used for running customer or third party security functionality. This user guide describes the process for unlocking JTAG and accessing the HSM (Arm Cortex - M4F Secure Core 1) with Lauterbach's TRACE32 on Jacinto7 security enabled devices.




Figure 1-1. Security Management Subsystem Generation 2 Architecture

1.1 Unlocking JTAG With Jacinto7 Security Enabled Devices

Once Jacinto7 silicon transitions to a High Security – Security Enforced device (HS-SE) all security policies are enforced such as secure boot, firewalls engaged, and JTAG is locked. When JTAG access is locked on a HS-SE device there are three ways to unlock JTAG for debugging purposes:

- JTAG Unlock via the Secondary Bootloader (SBL) x509 certificate's Debug Extension
 - [TISCI User Guide - Security X509 Documentation - System Firmware Debug Extension](#)
- JTAG Unlock via TI Foundational Security (TIFS) firmware TISCI API
 - [TISCI User Guide - Runtime Debug TISCI Description](#)
- JTAG Unlock via JTAG certificate with Lauterbach TRACE32 or TI Code Composer Studio
 - [TISCI User Guide - Secure AP Command Interface over JTAG](#)

Note

The Jacinto7 ROM Loader does **not** support the unlocking of JTAG access for the HSM core. This means that is not possible to unlock JTAG with an HS-SE device using the Secondary Bootloader x509 certificate's debug extension as described in the first bullet listed above. This user guide explicitly describes how to unlock JTAG via JTAG certificate with Lauterbach TRACE32, third bullet listed above.

2 Steps to Unlock JTAG for HSM Core With TRACE32

2.1 Modifying the SCI Client Default Security Board Configuration

2.1.1 PROCESSOR-SDK-RTOS

Located within your PROCESSOR-SDK-RTOS directory, `<pdk_path/ti/drv/sciclient/soc/V4/` exists a file named `"sciclient_defaultBoardcfg_security.c"`. This file contains two structure elements whose values must be configured correctly in order to permit a runtime JTAG unlock to occur.

Table 2-1. Security Board Configuration Elements for JTAG Unlock

Element	Type	Description
allow_jtag_unlock	uint8_t	Must be set to 0x5A for runtime JTAG unlock to occur
allow_wildcard_unlock	uint8_t	Set to the value of 0 to enforce UID match before JTAG unlock can occur. Hence the x509 certificate must contain the UID of the device being unlocked. Set to a value of 0x5A to bypass UID match before JTAG unlock.

```

/* Secure JTAG Unlock Configuration */
.sec_dbg_config = {
    .subhdr = {
        .magic = TISCI_BOARDCFG_SEC_DBG_CTRL_MAGIC_NUM,
        .size = sizeof(struct tisci_boardcfg_secure_debug_config),
    },
    .allow_jtag_unlock = 0x5A,
    .allow_wildcard_unlock = 0x5A,
    .min_cert_rev = 0x0,
    .jtag_unlock_hosts = {0, 0, 0, 0},
},
};
  
```

Figure 2-1. Secure Debug Structure – Example Configuration

In [Figure 2-1](#), `"allow_jtag_unlock = 0x5A"` is set to permit runtime JTAG unlock to occur and `"allow_wildcard_unlock = 0x5A"`, which bypasses any UID check before the JTAG unlock. For production use cases, it is recommended to set `"allow_wildcard_unlock = 0x0"` in order to enforce the UID check. Enforcing the UID check can prevent the unlocking JTAG of different devices with the same debug certificate.

For a detailed description of all secure debug unlock elements located in the SCI Client Security Board Configuration see [TISCI User Guide - Secure Debug Unlock](#).

2.1.2 PROCESSOR-SDK-LINUX

In the PROCESSOR-SDK-LINUX version 9.0 or less you can find the security board configuration file under `<linux_sdk>/k3-image-gen-xxxx.xx/soc/<soc_name>/evm/sec-cfg.c`.

```

    rsvd: [0, 0]
    sec_dbg_config:
        subhdr:
            magic: 0x42AF
            size: 16
            allow_jtag_unlock : 0x5A
            allow_wildcard_unlock : 0x5A
            allowed_debug_level_rsvd: 0
            rsvd: 0
            min_cert_rev : 0x0
            jtag_unlock_hosts: [0, 0, 0, 0]

```

Figure 2-2. (SPL < 9.0 SDK) Secure Debug Structure – Example Configuration

In PROCESSOR-SDK-LINUX version 9.0 or greater the security board configuration file can be find under `<u-boot-xxxx.xx+x>/board/ti/<soc_name>/sec-cfg.yaml`.

```

    .rsvd = {0, 0},
    },
    /* Secure JTAG Unlock Configuration */
    .sec_dbg_config = {
        .subhdr = {
            .magic = BOARDCFG_SEC_DBG_CTRL_MAGIC_NUM,
            .size = sizeof(struct boardcfg_secure_debug_config),
        },
        .allow_jtag_unlock = 0x5A,
        .allow_wildcard_unlock = 0x5A,
        .min_cert_rev = 0x0,
        .jtag_unlock_hosts = {0, 0, 0, 0},
    },
    /* Secure Handover Configuration */
    .sec_handover_cfg = {

```

Figure 2-3. (SPL 9.0+ SDK) Secure Debug Structure – Example Configuration

2.2 Building the SCI Client Security Board Configuration

Once the Security Board Configuration structure has been modified, the next step is to build the SCI Client Board Configuration. If you chose to boot with the Secondary Bootloader (SBL), continue to read section “PROCESSOR-SDK-RTOS” that describes how to perform this build. Otherwise, if you choose to boot with the Secondary Program Loader (SPL) continue to read section “PROCESSOR-SDK-LINUX”.

2.2.1 PROCESSOR-SDK-RTOS

In order to build the SCI Client Board Configuration within the PROCESSOR-SDK-RTOS please navigate to the `<pdk_path>/packages/ti/build/` directory and open a command prompt. Next, the following make command should be executed in order to independently build the SCI Client Board Configurations:

```
make sciclient_boardcfg_hs BOARD=j721s2_evm CORE=mcu1_0 OS=linux
```

The make command above will compile, encrypt, and sign the SCI Client Security Board Configuration with the default MEK and MPK development keys located in the PROCESSOR-SDK-RTOS. The final output from this build command will be a C array located within `<pdk_path>/packages/ti/drv/sciclient/soc/V4/` directory.

2.2.2 PROCESSOR-SDK-LINUX

In order to build the SCI Client Board Configuration with the SPL, navigate to the root of the U-boot tree within the PROCESSOR-SDK-LINUX. The root of the U-Boot tree is the top-level directory and can be identified by looking for the “MAINTAINERS” file. For *PROCESSOR-SDK-LINUX version 8.6 and less* the following commands should be executed in a command prompt in order to rebuild the SPL and tiboot3.bin image:

```
export TI_SECURE_DEV_PKG=<path-to-board-support-directory>/core-secdev-k3
export PATH=$HOME/gcc-arm-9.2-2019.12-x86_64-arm-none-linux-gnueabi/bin:$PATH
export PATH=$HOME/gcc-arm-9.2-2019.12-x86_64-aarch64-arm-none-linux-gnu/bin:$PATH
make ARCH=arm CROSS_COMPILE=arm-none-linux-gnueabi- j721s2_hs_evm_r5_defconfig O=<output directory>/r5
make ARCH=arm CROSS_COMPILE=arm-none-linux-gnueabi- O=<output directory>/r5
cd ../k3-image-gen-<version>
make ARCH=arm CROSS_COMPILE=arm-none-linux-gnueabi- SOC=j721s2 HS=1 SW_REV=1 SBL=<output directory>/r5/spl/u-boot-spl.bin SYSFW_HS_PATH=<path to tisdk>/board-support/prebuilt-images/ti-fs-firmware-j721s2-hs-enc.bin SYSFW_HS_INNER_CERT_PATH=<path to tisdk>/board-support/prebuilt-images/ti-fs-firmware-j721s2-hs-cert.bin
```

As of *PROCESSOR-SDK-LINUX version 9.0* and greater, the compilation of bootloader images will no longer require different defconfigs for GP and HS devices. Hence, the same build command will generate images of GP, HS-SE, and HS-FS devices. The following commands below should be executed in a command prompt when building the SPL and tiboot3.bin image.

```
export PATH=$HOME/gcc-arm-9.2-2019.12-x86_64-arm-none-linux-gnueabi/bin:$PATH
export PATH=$HOME/gcc-arm-9.2-2019.12-x86_64-aarch64-arm-none-linux-gnu/bin:$PATH
make ARCH=arm CROSS_COMPILE=arm-none-linux-gnueabi- j721s2_evm_r5_defconfig O=<output directory>/r5
make ARCH=arm CROSS_COMPILE=arm-none-linux-gnueabi- O=<output directory>/r5 BINMAN_INDIRS=<path to tisdk>/board-support/prebuilt-images
```

Finally, the tiboot3-j721s2-hs-evm.bin file can be copied from <output directory>/r5> directory to the boot partition of your SD card or programmed to a supported non-volatile boot media.

```
cp <output directory>/r5/ tiboot3-j721s2-hs-evm.bin /media/<xyz>/boot/tiboot3.bin
```

Note

The following link below contains a detailed description of the Security Board Configuration signing procedure: [TISCI User Guide - Signing Board Configuration on HS devices](#).

2.3 Modifying the Secondary Bootloader’s x509 Certificate

JTAG access is controlled by using a debug extension field located in the x509 certificate. By default, for an easy out of the box user experience, the PROCESSOR-SDK-RTOS enables debug via JTAG on HS-SE devices in the Secondary Bootloader’s (SBL) x509 certificate. In order to disable or change the level of JTAG access on HS-SE devices, the user must manually change the debug extension that is used in the PROCESSOR-SDK-RTOS x509 signing scripts and templates when building the SBL. Since the ROM Loader does not support the unlocking of JTAG for debugging the HSM, it is necessary for the user to delete the debug extension that is located in the SBL’s x509 certificate. The following steps describe how to delete the SBL’s debug extension in the PROCESSOR-SDK-RTOS when performing a build within a Windows or Ubuntu environment.

2.4 Building the Secondary Bootloader

After confirming the SBL's x509 certificate no longer contains the debug extension for JTAG unlock, the next step is to build the SBL within the PROCESSOR-SDK-RTOS. In order to do so please navigate to the `<pdk_path>/packages/ti/build/` directory and open a command prompt. Next, the following make commands should be executed in sequential order without any build errors:

```
make sciclient_boardcfg_hs BOARD=j721s2_evm CORE=mcu1_0 OS=linux
make pdk_libs BOARD=j721s2_evm CORE=mcu1_0 OS=linux
make sbl_mmcsd_img_hs BOARD=j721s2_evm CORE=mcu1_0 OS=linux
cp packages/ti/boot/sbl/binary/j721s2_evm_hs/mmcsd/bin/sbl_mmcsd_img_mcu1_0_release.tiimage /media/<xyz>/boot/tiboot3.bin
```

Note

The make command to build the `sbl_*_img_hs` will change pending the boot media you are using. The SBL make command example above is using MMC SD Card as the boot media with Ubuntu as the build environment.

2.5 Verifying Secondary Bootloader and TIFS is Executing

Since the ROM Loader is not capable of unlocking JTAG for the HSM it is necessary to confirm the SBL is successfully booting and the TI Foundational Secure (TIFS) firmware is running. In order to validate this, copy or flash the newly built SBL image and TIFS binary to your non-volatile boot media. Next, connect to the MCU UART port on your board, power on the device, and verify with a terminal window that TIFS is running successfully (see [Figure 2-6](#)).




Figure 2-6. Verifying SBL and TIFS Boot

2.6 Creating a Downloadable x509 Certificate With a Debug Extension

Now it is necessary to create a downloadable x509 certificate which contains an appropriately configured debug extension. An x509 configuration template does exist online and it's corresponding hyperlink is located at the end of this section. A x509 configuration template does exist online located in the following link: [TISCI User Guide - X509 Configuration Template](#).

For reference, an x509 certificate's fields have been explicitly configured for the unlocking of the HSM below:

```
[ req ]
distinguished_name = req_distinguished_name
x509_extensions = v3_ca
prompt = no
dirstring_type = nobmp

[ req_distinguished_name ]
C = US
ST = SC
L = Dallas
O = Texas Instruments., Inc.
OU = PBU
CN = Albert
emailAddress = Albert@ti.com

[ v3_ca ]
basicConstraints = CA:true
```

```

1.3.6.1.4.1.294.1.3=ASN1:SEQUENCE:swrv
1.3.6.1.4.1.294.1.8=ASN1:SEQUENCE:debug

[ swrv ]
swrv= INTEGER:0

[ debug ]
debugUID = FORMAT:HEX,OCT:0000
debugType = INTEGER:5
coreDbgEn = INTEGER:0x010206070809
coreDbgSecEn = INTEGER:0x202180
    
```

After creating the “cert.txt” file with the appropriate x509 field for JTAG unlock as described above it is now necessary to execute the following OpenSSL signing script:

```

openssl req -new -x509 -key k3_dev_mpk.pem -nodes -outform der -out cert.bin -config cert.txt -sha512
    
```

Note

Signing the x509 certificate with OpenSSL must be done with “k3_dev_mpk.pem” key for J7 HS-DK devices. The “k3_dev_mpk.pem” key is located in the following directory: `<pdk_path>/packages/ti/build/makerules`.

2.7 Execution of TRACE32 Unlock Script

After the x509 certificate binary has been successfully created and signed with OpenSSL, a TRACE32 script can be used to perform the HSM JTAG unlock procedure. First, please contact your local TI FAE for the custom Jacinto7 TRACE32 script package. After obtaining the TI script package, navigate to the following folder location `~/t32/cmm-ti/cmm-dra/cmm-tda4v_j721s2/x_gel_to_cmm/` and set the following parameters located in the “J721S2_secure_unlock.cmm” script.




Figure 2-7. TRACE32 – Secure JTAG Unlock Script

After modifying the “J721S2_secure_unlock.cmm” script, save your changes, power on your Jacinto7 device, and then execute the script with TRACE32 using the “Do” command. After successfully executing the script and JTAG unlock sequence, you should see the following string appear within the TRACE32 area window: **“unlock response was : 0xDEAD3A17”** (see Figure 2-8).




Figure 2-8. TRACE32 – Successful Secure JTAG Unlock Response

2.8 Attaching to HSM Core With TRACE32

After successfully executing and unlocking JTAG access for the HSM with the TRACE32 script “J721S2_secure_unlock.cmm”, it is now possible to attach and load HSM symbolic information within TRACE32 for debugging purposes. Please navigate to the following folder location `~/t32/cmm-ti/cmm-dra/cmm-tda4v_j721s2/x_get_to_cmm/` and edit the following script parameters located in the “_J721S2_m4.cmm” script in order to attach to the HSM (Cortex M4F).




Figure 2-9. TRACE32 – HSM Attach Script

After modifying “_J721S2_m4.cmm” script and saving the file, please once again click on the “Do” button in order to execute the script in TRACE32. Finally, you should now be attached to the HSM and able to view debugging windows in TRACE32 as depicted in the [Figure 2-10](#).




Figure 2-10. TRACE32 – HSM Debugging

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated