

TMS320x281x DSP External Interface (XINTF) Reference Guide

Literature Number: SPRU067C
May 2002
Revised November 2004



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DSP	dsp.ti.com
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated

Contents

1	Functional Description	9
1.1	Accessing XINTF Zones	11
1.2	Write-Followed-by-Read Pipeline Protection	13
2	XINTF Configuration Overview	15
2.1	Procedure to Change the XINTF Configuration and Timing Registers	15
2.2	XINTF Clocking	16
2.3	Write Buffer	17
2.4	XINTF Access Lead/Active/Trail Wait-State Timing Per Zone	18
2.5	XREADY Sampling For Each Zone	19
2.6	Bank Switching	19
2.7	Effects of the XMP/MC Signal on the XINTF	20
3	Configuring Lead, Active, and Trail Wait States	21
4	XINTF Registers	26
4.1	XINTF Timing Registers	26
4.2	XINTF Configuration Register	31
4.3	XBANK Register	34
4.4	XREVISION Register	35
5	Signal Descriptions	36
6	Waveforms	38
7	External DMA Support (XHOLD, XHOLDA)	43
A	Revision History	A-1
A.1	Changes Made in This Revision	A-1

Figures

1.	External Interface Block Diagram	10
2.	Zone 0/Zone 1 Chip-Enable Logic	12
3.	Zone 7 Memory Map	13
4.	Access Flow Diagram	16
5.	Relationship Between XTIMCLK and SYSCLKOUT	17
6.	XTIMING0/1/2/6/7 Register Layout	27
7.	XINTCNF2 Register	31
8.	XBANK Register	34
9.	XREVISION Register Layout	35
10.	XTIMCLK and XCLKOUT Mode Waveforms	39
11.	Generic Read Cycle (XTIMCLK = SYSCLKOUT mode)	40
12.	Generic Read Cycle (XTIMCLK = 1/2 SYSCLKOUT mode)	41
13.	Generic Write Cycle (XTIMCLK = SYSCLKOUT mode)	42

Tables

1.	Pulse Duration in Terms of XTIMCLK Cycles	21
2.	Relationship Between Lead/Trail Values and the XTIMCLK/X2TIMING Modes	23
3.	Relationship Between Active Values and the XTIMCLK/X2TIMING Modes	24
4.	XINTF Configuration and Control Register Mapping	26
5.	XINTF Signal Descriptions	36

This page is intentionally left blank.

External Interface (XINTF)

The external interface (XINTF) is a nonmultiplexed asynchronous bus, similar to the C240x external interface.

This reference guide is applicable for the XINTF found on the TMS320x281x family of processors. This includes all Flash-based, ROM-based, and RAM-based devices within the 281x family.

1 Functional Description

The XINTF on the 2812 is mapped into five fixed memory-mapped zones as defined in Figure 1.


Each of the 28x XINTF zones has a chip-select signal that is toggled when an access is made to that particular zone. On some devices the chip-select signals for two zones may be internally ANDed together to form a single shared chip select. In this manner, the same memory is connected to both zones or external decode logic can be used to separate the two.

Each of the five zones can also be programmed with a specified number of wait states, strobe signal set-up and hold timing. The number of wait states, set-up and hold timing is separately specified for a read access and a write access. In addition, each zone can be programmed for extending wait states externally using the XREADY signal or not. The programmable wait-state, chip-select and programmable strobe timing enables glueless interface to external memories and peripherals.

You specify the set-up/hold and access wait states for each XINTF zone by configuring the associated XTIMINGx registers. The access timing is based on an internal clock called XTIMCLK. XTIMCLK can be set to the same rate as the SYSCLKOUT or to one-half of SYSCLKOUT. The rate of XTIMCLK applies to all of the XINTF zones. XINTF bus cycles begin on the rising edge of XCLKOUT and all timings and events are generated with respect to the rising edge of XTIMCLK.

Functional Description

Figure 1. External Interface Block Diagram (See Note A)



- NOTES:
- Each zone can be programmed with different wait states, setup and hold timings, and is supported by zone chip selects ($\overline{XZCS0AND1}$, $\overline{XZCS2}$, $\overline{XZCS6AND7}$), that toggle when an access to a particular zone is performed. These features enable glueless connection to many external memories and peripherals.
 - Zones 3 – 5 are reserved for future expansion.
 - The mapping of XINTF Zone 7 is dependent on the $\overline{XMP/MC}$ device input signal and the MP/MC mode bit (bit 8 of XINTCNF2 register). Zones 0, 1, 2, and 6 are always enabled.
 - XCLKOUT is also pinned out on the devices without the rest of the XINTF.

1.1 Accessing XINTF Zones

As shown in Figure 1, an XINTF zone is a region in the 28x memory map that is directly connected to the external interface. Memory or peripheral registers within each of these zones can be accessed directly with the 28x CPU or Code Composer Studio.

Each XINTF zone can be individually configured with unique read and write access timing and each has an associated zone chip-select signal. This chip-select signal is pulled low so that an access to that zone is currently taking place.

On the 2812 devices, some zone chip-select signals are shared between zones. Zone 0 and Zone 1 share $\overline{XZCS0AND1}$ and Zone 6 and Zone 7 share $\overline{XZCS6AND7}$.

The external address bus, XA, on the 281x is 19 bits wide and is shared by all of the zones. What external addresses are generated depends on which zones are being accessed, as follow:

Zone 2 and Zone 6



Zone 2 and Zone 6 share identical external addresses. The external address bus is 0x00000 when the CPU accesses the first location in either Zone 2 or Zone 6. Likewise, XA is 0x7FFFF when the CPU accesses the last location of Zone 2 or Zone 6. The only difference between accesses to these two zones is which zone chip-select signal goes low: $\overline{XZCS2}$ or $\overline{XZCS6AND7}$.

Since Zone 2 and Zone 6 use distinct chip-select signals, these two zones can be easily used to access memories with different timing requirements. In this case, you can use just the chip-select signal to distinguish between an access to Zone 2 and Zone 6 and additional address decoding is not required.

Zone 0 and Zone 1

Zone 0 and Zone 1 share the same chip-select signal, but use distinct external addresses. Zone 0 uses XA addresses 0x2000h - 0x3FFF and Zone 1 uses XA addresses of 0x4000 - 0x5FFF. In this case, additional logic can be used, if required, to distinguish between an access to Zone 0 and one to Zone 1. XA[13] is high for all Zone 0 accesses and low for all Zone 1 accesses. Likewise, XA[14] is low for all Zone 0 accesses and high for all Zone 1 accesses. Using this information, the logic in Figure 2 can be used to generate separate chip enable signals for memory or peripherals attached to Zone 0 and Zone 1.

Figure 2. Zone 0/Zone 1 Chip-Enable Logic




Accesses to Zone 1 are also affected by an additional feature called the write-followed-by-read pipeline protection. This feature, which is detailed in section 1.2, makes Zone 1 especially well suited for attaching external peripheral devices instead of external memory.

□ Zone 7

Zone 7 is a unique zone. This XINTF zone is only memory mapped at 0x3FC000 when the $\overline{\text{XMP/MC}}$ input signal is pulled high at reset. Software can enable or disable the mapping of this zone after reset by modifying the $\overline{\text{MP/MC}}$ mode bit in the XINTCNF2 register. When Zone 7 is not mapped, the internal boot ROM is mapped in its place. Zone 7 is the only XINTF zone that is dependent on $\overline{\text{MP/MC}}$. Zones 0, 1, 2, and 6 are always memory mapped.

Zone 7 is typically used to boot from external memory where a customer has created their own custom boot routines and stored them in the memory attached to Zone 7. After booting, the software may enable the internal boot ROM in order to access the math tables included in the ROM. With the boot ROM mapped in place of Zone 7, the contents of the memory attached to Zone 7 can still be accessed from within Zone 6. This is because the Zone 6 and Zone 7 share the same chip-select signal $\overline{\text{XCZS6AND7}}$ and accesses to Zone 7 use external address values 0x7C000 - 0x7FFFF that are also used by Zone 6. This has the effect of mirroring Zone 7 within the lower 16K portion of Zone 6 as shown in Figure 3.


Figure 3. Zone 7 Memory Map




1.2 Write-Followed-by-Read Pipeline Protection

In the 28x CPU pipeline, the read phase of an operation occurs before the write phase. Due to this ordering, a write followed by a read access can actually occur in the opposite order: read followed by write.

For example, the following lines of code perform a write to one location followed by a read from another. Due to the 28x CPU pipeline, the read operation will be issued before the write as shown:



On 28x devices, regions of memory where peripheral registers are common are protected from this order reversal by hardware. These regions of memory are said to be read-followed-by-write pipeline protected. On the 2812 devices, XINTF Zone 1 is by default read-followed-by-write pipeline protected. Write and read accesses to Zone 1 get executed in the same order they are written. For example, a write followed by a read is executed in the same order it was written as shown below:



The 28x CPU automatically protects writes followed by reads to the same memory location. The protection mechanism described above is for cases where the address is not the same, but within a given region of protected memory. In this case, the order of execution is preserved by the CPU

automatically inserting enough NOP cycles for the write to complete before the read occurs.

This execution ordering becomes a concern only when peripherals are mapped to the XINTF. A write to one register may update status bits in another register. In this case, the write to the first register needs to be complete before the read to the second register takes place. If the write and read operations are performed in the natural pipeline order, the wrong status may be read since the write would happen after the read. This reversal is not a concern when memory is mapped to the XINTF. XINTF Zone 1 includes the write-followed-by-read protection by default and the CPU automatically adds required cycles between writes followed by reads. Thus, Zone 1 would typically not be used to access memory but instead would be used only to access external peripherals.

If other zones other than Zone 1 are used to access peripherals that require the order write-followed-by-read instructions to be preserved, the following solutions can be used:

- Add up to 3 NOP assembly instructions between a write and read instructions. Fewer than 3 can be used if the code is analyzed and it is found that the pipeline stalls for other reasons.
- Move other instructions before the read to make sure that the write and read are at least three CPU cycles apart.
- Use the `-mv` compiler option to automatically insert NOP assembly instructions between write and read accesses. This option should be used with caution because this out-of-order execution is a concern only when accessing peripherals mapped to XINTF and not normal memory accesses.

2 XINTF Configuration Overview


The following gives an overview of the various XINTF parameters that can be configured to fit particular system requirements. The exact configuration used depends on the operating frequency of the 28x device, switching characteristics of the XINTF, and the timing requirements of the external devices to which it is being interfaced. Detailed information on each of these parameters is given in the following sections.

Because a change to many of the XINTF configuration parameters will cause a change to the access timing, code that configures these parameters should not execute from the XINTF itself.

2.1 Procedure to Change the XINTF Configuration and Timing Registers

During an XINTF configuration or timing change, no accesses to the XINTF can be in progress. This includes instructions still in the CPU pipeline, write accesses in the XINTF write buffer, data reads or writes, and instruction pre-fetch operations. To be sure that no access takes place during the configuration change, you should follow the procedure shown in Figure 4 for any code that modifies the XTIMING0/1/2/6/7, XBANK, or XINTCNF2 registers.


Figure 4. Access Flow Diagram



2.2 XINTF Clocking

There are two clocks used by the XINTF module. Figure 5 shows the relationship between these two clocks and the CPU clock, SYSCLKOUT.

Figure 5. Relationship Between XTIMCLK and SYSCLKOUT



All accesses to all of the XINTF zones are based on the frequency of the internal XINTF clock, XTIMCLK. When configuring the XINTF, you need to determine the ratio required for the internal XINTF clock, XTIMCLK, with respect to SYSCLKOUT. XTIMCLK can be configured to be either equal or one-half of SYCLKOUT by writing to the XTIMCLK bit in the XINTFCNF2 register.

By default XTIMCLK is one-half of SYSCLKOUT.

All XINTF accesses begin on the rising edge of the external clock out, XCLKOUT. In addition, external logic may be clocked off of XCLKOUT. The frequency of XCLKOUT can be configured as a ratio of the internal XINTF clock, XTIMCLK. XCLKOUT can be configured to be either equal or one-half of XTIMCLK by writing to the CLKMODE bit in the XINTFCNF2 register.

By default, XCLKOUT is one-half of XTIMCLK, or one-fourth of the CPU clock, SYSCLKOUT.

2.3 Write Buffer

By default, write access buffering is disabled. In most cases, to improve performance of the XINTF, you should enable write buffering. Up to three writes to the XINTF can be buffered without stalling the CPU. The write buffer depth is configured in the XINTCNF2 register.

2.4 XINTF Access Lead/Active/Trail Wait-State Timing Per Zone

An XINTF zone is a region of memory-mapped addresses that directly access the external interface. The timing of any read or write access to an XINTF zone can be divided into the following three portions: Lead, Active, and Trail. The number of XTIMCLK cycle wait states for each portion of an access can be configured for each XINTF zone in the corresponding zone XTIMING register. Timing for read accesses can be configured separately from timing for write accesses. In addition, to facilitate connections to slow external devices the X2TIMING bit can be used to double the specified lead/active and trail wait states for a particular zone.

During the lead portion, the chip-select signal for the zone being accessed is taken low and the address is placed on the address bus (XA). The total lead period, in XTIMCLK cycles can be configured in the zone's XTIMING register. By default, the lead period is set to the maximum six XTIMCLK cycles for both read and write accesses.

During the active period, the access to the external device is made. For a read access, the read strobe (XRD) is brought low and data is latched into the DSP. For a write access, the write enable (XWE) strobe is brought low and data is placed on the data bus (XD). If the zone is configured to sample the XREADY signal, the external device can control the XREADY signal to further extend the active period beyond the programmed wait states.

The total active period for any access that does not sample XREADY is 1 XTIMCLK cycle plus the number wait states specified in the corresponding XTIMING register. By default, the active wait states are set to the 14 XTIMCLK cycles for both read and write accesses.

The trail period serves as a hold time in which the chip-select signal remains low but the read and write strobes are brought back high. The total trail period, in XTIMCLK cycles can be configured in the zone's XTIMING register. By default the trail period is set to the maximum six XTIMCLK cycles for both read and write accesses.

Based on system requirements, the lead, active and trail wait state values can be configured to best fit the devices connected to a particular XINTF zone. The following should be considered when selecting the timing parameters:

- Minimum wait state requirements as described in section 3
- The timing characteristics of the XINTF, as described in the device data sheet
- The timing requirements of the external device
- Any additional delays between the 28x device and the external device

2.5 XREADY Sampling For Each Zone

By sampling XREADY, the external device can extend the active portion of the access. All of the XINTF zones on a device share the same XREADY input signal but each XINTF zone can individually be configured to either sample or ignore the XREADY signal. In addition, the sampling can be specified as synchronous or asynchronous for each zone.

Synchronous sampling

If XREADY is sampled synchronously, then the XREADY signal must meet set-up and hold timing relative to one XTIMCLK edge before the end of the active period. That is, XREADY will be sampled one XTIMCLK cycle before the total lead + active cycles specified for the access

Asynchronous sampling

If XREADY is sampled asynchronously, then the XREADY signal must meet set-up and hold timing relative to three XTIMCLK cycles before the end of the active period. That is, XREADY will be sampled three XTIMCLK cycles before the total lead + active cycles specified for the access.

In both the synchronous and asynchronous case if the XREADY sample is found to be low, the active portion of the cycle is extended by one XTIMCLK cycle and XREADY is sampled again during the next XTIMCLK cycle. This pattern continues until XREADY is sampled high at which time the access will complete normally.

If a zone is configured to sample XREADY, then it is done so for both read and write accesses to that zone. By default each XINTF zone is configured to sample XREADY in the asynchronous mode. When using the XREADY signal, you should consider:

- Minimum XINTF wait state requirements as described in section 3. The minimum requirements are different when sampling XREADY in the synchronous mode vs the asynchronous mode, depending on the following:
- The timing characteristics of the XINTF, as described in the device data sheet
- The timing requirements of the external device
- Any additional delays between the 28x device and the external device

2.6 Bank Switching

When jumping from one XINTF zone to another XINTF zone, a slow device may require extra cycles in order to release the bus in time for another device

to gain access. Bank switching allows you to specify a particular zone for which extra cycles will be added for any access that crosses into or out of the specified zone. The zone and number of cycles is configured in the XBANK register.

2.7 Effects of the XMP/\overline{MC} Signal on the XINTF

At reset the value of the XMP/\overline{MC} pin is sampled and latched into the XINTF configuration register XINTFCNF2. The state of this pin at reset determines whether the boot ROM or XINTF zone 7 is enabled.

If, at reset, $XMP/\overline{MC} = 1$ (microprocessor mode) then zone 7 is enabled and the reset vector is fetched from external memory. In this case you must be certain that the reset vector points to a valid memory location for code execution.

If, at reset, $XMP/\overline{MC} = 0$ (microcomputer mode) then the boot ROM is enabled and XINTF zone 7 is disabled. In this case, the reset vector is fetched from the internal boot ROM and XINTF Zone 7 cannot be accessed.

After reset, the MP/\overline{MC} mode can be changed by writing to the status bit in the XINTFCNF2 register. In this manner, a system can boot through the boot ROM and later software can set MP/\overline{MC} to 1 to access zone 7.

3 Configuring Lead, Active, and Trail Wait States

XINTF signal timing can be tuned to match specific external device requirements such as setup and hold times for both read and write accesses. The timing parameters can be configured individually for each XINTF zone in the XTIMING registers. Each zone can also be configured to either ignore the XREADY signal or sample it. This allows you to maximize the efficiency of the XINTF based on the memory or peripheral being accessed.

Table 1 shows the relationship between the parameters that can be configured in the XTIMING registers and the duration of the pulse in terms of XTIMCLK cycles, $t_c(XTIM)$.

Table 1. Pulse Duration in Terms of XTIMCLK Cycles

Description		Duration (ns)	
		X2TIMING = 0	X2TIMING = 1
LR	Lead period, read access	$XRDLEAD \times t_c(xtim)$	$(XRDLEAD \times 2) \times t_c(xtim)$
AR	Active period, read access	$(XRDACTIVE + WS + 1) \times t_c(xtim)$	$(XRDACTIVE \times 2 + WS + 1) \times t_c(xtim)$
TR	Trail period, read access	$XRDTRAIL \times t_c(xtim)$	$(XRDTRAIL \times 2) \times t_c(xtim)$
LW	Lead period, write access	$XWRLEAD \times t_c(xtim)$	$(XWRLEAD \times 2) \times t_c(xtim)$
AW	Active period, write access	$(XWRACTIVE + WS + 1) \times t_c(xtim)$	$(XWRACTIVE \times 2 + WS + 1) \times t_c(xtim)$
TW	Trail period, write access	$XWRTRAIL \times t_c(xtim)$	$(XWRTRAIL \times 2) \times t_c(xtim)$

- Notes:**
- 1) $t_c(xtim)$ - Cycle time, XTIMCLK
 - 2) WS refers to the number of wait states inserted by hardware when using XREADY. If the zone is configured to ignore XREADY (USEREADY = 0) then WS = 0.

Minimum wait-state configurations must be used for each zone's XTIMING register. These wait-state requirements are in addition to any timing requirements as specified by the device to which it is interfaced. For information on requirements for a particular device, see the data sheet for that device.

No internal device hardware is included to detect illegal settings.

If the XREADY signal is ignored (USEREADY = 0), then the following requirements must be met:

1. Lead:
 - LR $\geq t_c(xtim)$
 - LW $\geq t_c(xtim)$

Configuring Lead, Active, and Trail Wait States

These requirements result in the following XTIMING register configuration restrictions:

	XRDLEAD	XRDACTIVE	XRDTRAIL	XWRLEAD	XWRACTIVE	XWRTRAIL	X2TIMING
Valid	≥ 1	≥ 0	≥ 0	≥ 1	≥ 0	≥ 0	0, 1

Examples of valid and invalid timings when not sampling XREADY:

	XRDLEAD	XRDACTIVE	XRDTRAIL	XWRLEAD	XWRACTIVE	XWRTRAIL	X2TIMING
Invalid	0	0	0	0	0	0	0, 1
Valid	1	0	0	1	0	0	0, 1
Valid	≥ 1	≥ 0	≥ 0	≥ 1	≥ 0	≥ 0	0, 1

If the XREADY signal is sampled in the synchronous mode (USEREADY = 1, READYMODE = 0), then the following requirements must be met:

1. Lead:
 - LR $\geq t_c(xtim)$
 - LW $\geq t_c(xtim)$
2. Active:
 - AR $\geq 2 \times t_c(xtim)$
 - AW $\geq 2 \times t_c(xtim)$

These requirements result in the following XTIMING register configuration restrictions:

	XRDLEAD	XRDACTIVE	XRDTRAIL	XWRLEAD	XWRACTIVE	XWRTRAIL	X2TIMING
Valid	≥ 1	≥ 1	≥ 0	≥ 1	≥ 1	≥ 0	0, 1

Examples of valid and invalid timings when using synchronous XREADY:

	XRDLEAD	XRDACTIVE	XRDTRAIL	XWRLEAD	XWRACTIVE	XWRTRAIL	X2TIMING
Invalid	0	0	0	0	0	0	0, 1
Invalid	1	0	0	1	0	0	0, 1
Valid	1	1	0	1	1	0	0, 1

If the XREADY signal is sampled in asynchronous mode (USEREADY = 1, READYMODE = 1), then the following requirements must be met:

3. Lead:
 - LR $\geq t_c(xtim)$
 - LW $\geq t_c(xtim)$
4. Active:
 - AR $\geq 2 \times t_c(xtim)$
 - AW $\geq 2 \times t_c(xtim)$
5. Lead+Active:
 - LR+AR $\geq 4 \times t_c(xtim)$
 - LW+AW $\geq 4 \times t_c(xtim)$

Configuring Lead, Active, and Trail Wait States

These requirements result in the following three possible XTIMING register configurations:

	XRDLEAD	XRDACTIVE	XRDTRAIL	XWRLEAD	XWRACTIVE	XWRTRAIL	X2TIMING
Valid	≥ 1	≥ 2	0	≥ 1	≥ 2	0	0, 1
Valid	≥ 2	≥ 1	0	≥ 2	≥ 1	0	0, 1
Valid	≥ 1	≥ 1	0	≥ 1	≥ 1	0	1

Examples of valid and invalid timings when using asynchronous XREADY:

	XRDLEAD	XRDACTIVE	XRDTRAIL	XWRLEAD	XWRACTIVE	XWRTRAIL	X2TIMING
Invalid	0	0	0	0	0	0	0, 1
Invalid	1	0	0	1	0	0	0, 1
Invalid	1	1	0	1	1	0	0
Valid	1	1	0	1	1	0	1
Valid	1	2	0	1	2	0	0, 1
Valid	2	1	0	2	1	0	0, 1

Table 2 and Table 3 show the relationship between Lead/Active/Trail values and the XTIMCLK/X2TIMING modes.

Table 2. Relationship Between Lead/Trail Values and the XTIMCLK/X2TIMING Modes

Lead/Trail Value	XTIMCLK Mode	X2TIMING Mode	SYSCCLKOUT Cycles	SYSCCLKOUT Cycles
Formula	0	0	Lead Value * 1	Trail Value * 1
	0	1	Lead Value * 2	Trail Value * 2
	1	0	Lead Value * 2	Trail Value * 2
	1	1	Lead Value * 4	Trail Value * 4
0	X	X	Not a valid value (do not use)	
1	0	0	1	1
	0	1	2	2
	1	0	2	2
	1	1	4	4
2	0	0	2	2
	0	1	4	4

Configuring Lead, Active, and Trail Wait States

Table 2. Relationship Between Lead/Trail Values and the XTIMCLK/X2TIMING Modes (Continued)

Lead/Trail Value	XTIMCLK Mode	X2TIMING Mode	SYCLKOUT Cycles	SYCLKOUT Cycles
	1	0	4	4
	1	1	8	8
3	0	0	3	3
	0	1	6	6
	1	0	6	6
	1	1	12	12

Table 3. Relationship Between Active Values and the XTIMCLK/X2TIMING Modes

Active Value	XTIMCLK Mode	X2TIMING Mode	Total Active SYCLKOUT Cycles (includes 1 implied active cycle)
Formula	0	0	Active Value * 1 + 1
	0	1	Active Value * 2 + 1
	1	0	Active Value * 2 + 2
	1	1	Active Value * 4 + 2
0	0	X	1 or Invalid if XREADY used (USEREADY = 1)
	1	X	2 or Invalid if XREADY used (USEREADY = 1)
1	0	0	2
	0	1	3
	1	0	4
	1	1	6
2	0	0	3
	0	1	5
	1	0	6
	1	1	10
3	0	0	4
	0	1	7

Table 3. Relationship Between Active Values and the XTIMCLK/X2TIMING Modes(Continued)

Active Value	XTIMCLK Mode	X2TIMING Mode	Total Active SYCLKOUT Cycles (includes 1 implied active cycle)
	1	0	8
	1	1	14
4	0	0	5
	0	1	9
	1	0	10
	1	1	18
5	0	0	6
	0	1	11
	1	0	12
	1	1	22
6	0	0	7
	0	1	13
	1	0	14
	1	1	26
7	0	0	8
	0	1	15
	1	0	16
	1	1	30

4 XINTF Registers

Table 4 shows the XINTF configuration registers. Modification of these registers will affect the timing of XINTF accesses and should be performed only by code running outside of the XINTF.

Table 4. XINTF Configuration and Control Register Mapping

Name	Address	Size (x16)	Description
XTIMING0	0x0000–0B20	2	XINTF Timing Register, Zone 0
XTIMING1	0x0000–0B22	2	XINTF Timing Register, Zone 1
XTIMING2†	0x0000–0B24	2	XINTF Timing Register, Zone 2
XTIMING6	0x0000–0B2C	2	XINTF Timing Register, Zone 6
XTIMING7	0x0000–0B2E	2	XINTF Timing Register, Zone 7
XINTCNF2‡	0x0000–0B34	2	XINTF Configuration Register
XBANK	0x0000–0B38	1	XINTF Bank Control Register
XREVISION	0x0000–0B3A	1	XINTF Revision Register

† XTIMING3, XTIMING4, XTIMING5 are reserved for future expansion and are not currently used.

‡ XINTCNF1 is reserved and not currently used.

The individual timing parameters can be programmed into the XTIMING registers described in Figure 6.


4.1 XINTF Timing Registers

Each XINTF zone has one timing register. Changes to this register will affect the timing of that particular zone. Changes to a zone's timing register should be made only by code executing outside of that zone.

Note: Timing Constraints

- Minimum wait-state requirements for different modes are shown in Section 2.
- The external device to which the 28x is interfaced may have additional timing constraints. See the vendor documentation for details.
- No logic is included to detect illegal settings.

Figure 6. XTIMING0/1/2/6/7 Register Layout



Note: R = Read; W = Write; -n = reset value

Bits	Name	Description
31–23	Reserved	
22	X2TIMING	This bit specifies the scaling factor of the XRDLEAD, XRDACTIVE, XRDTRAIL, XWRLEAD, XWRACTIVE, and XWRTRAIL values for the zone. 0 The values are scaled 1:1 1 The values are scaled 2:1 (doubled). This the default mode of operation on power up and reset.
21–18	Reserved	Reserved
17–16	XSIZE	These two bits must always be written to as 1, 1. Any other combination is reserved and will result in incorrect XINTF behavior. 0 0 Reserved – results in incorrect XINTF behavior 0 1 Reserved – results in incorrect XINTF behavior 1 0 Reserved – results in incorrect XINTF behavior 1 1 16-bit interface– the only valid combination
15	READYMODE	Sets the XREADY input sampling for the zone as synchronous or asynchronous. This bit is ignored if XREADY is not sampled (USEREADY = 0). 0 XREADY input is synchronous for the zone. 1 XREADY input is asynchronous for the zone.

Figure 6. XTIMING0/1/2/6/7 Register Layout (Continued)

Bits	Name	Description																																				
14	USEREADY	Determines if accesses to the zone will sample or ignore the XREADY input signal. 0 The XREADY signal is ignored when accesses are made to the zone. 1 The XREADY signal can further extend the active portion of an access to the zone past the minimum defined by the XRDACTIVE and XWRACTIVE fields.																																				
13–12	XRDL EAD	Two-bit field that defines the read cycle lead period for the zone, in XTIMCLK cycles, from 1, 2, 3 (if X2TIMING bit is 0) or 2, 4, 6 (if X2TIMING bit is 1). Note: See Section 3 for minimum constraints for different operating modes.																																				
		<table border="1"> <thead> <tr> <th>XRDL EAD</th> <th>X2TIMING</th> <th>Read Lead Period</th> </tr> </thead> <tbody> <tr> <td>0 0</td> <td>X</td> <td>Invalid</td> </tr> <tr> <td>0 1</td> <td>0</td> <td>1 XTIMCLK cycle</td> </tr> <tr> <td></td> <td>1</td> <td>2 XTIMCLK cycles</td> </tr> <tr> <td>1 0</td> <td>0</td> <td>2 XTIMCLK cycles</td> </tr> <tr> <td></td> <td>1</td> <td>4 XTIMCLK cycles</td> </tr> <tr> <td>1 1</td> <td>0</td> <td>3 XTIMCLK cycles</td> </tr> <tr> <td></td> <td>1</td> <td>6 XTIMCLK cycles</td> </tr> </tbody> </table>	XRDL EAD	X2TIMING	Read Lead Period	0 0	X	Invalid	0 1	0	1 XTIMCLK cycle		1	2 XTIMCLK cycles	1 0	0	2 XTIMCLK cycles		1	4 XTIMCLK cycles	1 1	0	3 XTIMCLK cycles		1	6 XTIMCLK cycles												
XRDL EAD	X2TIMING	Read Lead Period																																				
0 0	X	Invalid																																				
0 1	0	1 XTIMCLK cycle																																				
	1	2 XTIMCLK cycles																																				
1 0	0	2 XTIMCLK cycles																																				
	1	4 XTIMCLK cycles																																				
1 1	0	3 XTIMCLK cycles																																				
	1	6 XTIMCLK cycles																																				
11–9	XRDACTIVE	Three-bit field that defines the read cycle active wait-state period, in XTIMCLK cycles, from 0, 1, 2, 3, 4, 5, 6, 7 (if X2TIMING bit is 0) or 0, 2, 4, 6, 8, 10, 12, 14 (if X2TIMING bit is 1). Notes: 1) See Section 3 for minimum constraints for different operating modes. 2) The active period is, by default, 1 XTIMCLK cycle. Therefore, the total active period is (1 + XRDACTIVE) XTIMCLK cycles.																																				
		<table border="1"> <thead> <tr> <th>XRDACTIVE</th> <th>X2TIMING</th> <th>Read Active Period Waitstates</th> </tr> </thead> <tbody> <tr> <td>0 0 0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0 0 1</td> <td>0</td> <td>1 XTIMCLK cycle</td> </tr> <tr> <td></td> <td>1</td> <td>2 XTIMCLK cycles</td> </tr> <tr> <td>0 1 0</td> <td>0</td> <td>2 XTIMCLK cycles</td> </tr> <tr> <td></td> <td>1</td> <td>4 XTIMCLK cycles</td> </tr> <tr> <td>0 1 1</td> <td>0</td> <td>3 XTIMCLK cycles</td> </tr> <tr> <td></td> <td>1</td> <td>6 XTIMCLK cycles</td> </tr> <tr> <td>1 0 0</td> <td>0</td> <td>4 XTIMCLK cycles</td> </tr> <tr> <td></td> <td>1</td> <td>8 XTIMCLK cycles</td> </tr> <tr> <td>1 0 1</td> <td>0</td> <td>5 XTIMCLK cycles</td> </tr> <tr> <td></td> <td>1</td> <td>10 XTIMCLK cycles</td> </tr> </tbody> </table>	XRDACTIVE	X2TIMING	Read Active Period Waitstates	0 0 0	0	0	0 0 1	0	1 XTIMCLK cycle		1	2 XTIMCLK cycles	0 1 0	0	2 XTIMCLK cycles		1	4 XTIMCLK cycles	0 1 1	0	3 XTIMCLK cycles		1	6 XTIMCLK cycles	1 0 0	0	4 XTIMCLK cycles		1	8 XTIMCLK cycles	1 0 1	0	5 XTIMCLK cycles		1	10 XTIMCLK cycles
XRDACTIVE	X2TIMING	Read Active Period Waitstates																																				
0 0 0	0	0																																				
0 0 1	0	1 XTIMCLK cycle																																				
	1	2 XTIMCLK cycles																																				
0 1 0	0	2 XTIMCLK cycles																																				
	1	4 XTIMCLK cycles																																				
0 1 1	0	3 XTIMCLK cycles																																				
	1	6 XTIMCLK cycles																																				
1 0 0	0	4 XTIMCLK cycles																																				
	1	8 XTIMCLK cycles																																				
1 0 1	0	5 XTIMCLK cycles																																				
	1	10 XTIMCLK cycles																																				

Figure 6. XTIMING0/1/2/6/7 Register Layout (Continued)


Bits	Name	Description																								
		<table border="1"> <thead> <tr> <th>XRDACTIVE</th> <th>X2TIMING</th> <th>Read Active Period Waitstates</th> </tr> </thead> <tbody> <tr> <td>1 1 0</td> <td>0</td> <td>6 XTIMCLK cycles</td> </tr> <tr> <td></td> <td>1</td> <td>12 XTIMCLK cycles</td> </tr> <tr> <td>1 1 1</td> <td>0</td> <td>7 XTIMCLK cycles</td> </tr> <tr> <td></td> <td>1</td> <td>14 XTIMCLK cycles</td> </tr> </tbody> </table>	XRDACTIVE	X2TIMING	Read Active Period Waitstates	1 1 0	0	6 XTIMCLK cycles		1	12 XTIMCLK cycles	1 1 1	0	7 XTIMCLK cycles		1	14 XTIMCLK cycles									
XRDACTIVE	X2TIMING	Read Active Period Waitstates																								
1 1 0	0	6 XTIMCLK cycles																								
	1	12 XTIMCLK cycles																								
1 1 1	0	7 XTIMCLK cycles																								
	1	14 XTIMCLK cycles																								
8–7	XRDTRAIL	Two-bit field that defines the read cycle trail period, in XTIMCLK cycles, from 0, 1, 2, 3 (if X2TIMING bit is 0) or 0, 2, 4, 6 (if X2TIMING bit is 1).																								
		<table border="1"> <thead> <tr> <th>XRDTRAIL</th> <th>X2TIMING</th> <th>Read Trail Period</th> </tr> </thead> <tbody> <tr> <td>0 0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0 1</td> <td>0</td> <td>1 XTIMCLK cycle</td> </tr> <tr> <td></td> <td>1</td> <td>2 XTIMCLK cycles</td> </tr> <tr> <td>1 0</td> <td>0</td> <td>2 XTIMCLK cycles</td> </tr> <tr> <td></td> <td>1</td> <td>4 XTIMCLK cycles</td> </tr> <tr> <td>1 1</td> <td>0</td> <td>3 XTIMCLK cycles</td> </tr> <tr> <td></td> <td>1</td> <td>6 XTIMCLK cycles</td> </tr> </tbody> </table>	XRDTRAIL	X2TIMING	Read Trail Period	0 0	0	0	0 1	0	1 XTIMCLK cycle		1	2 XTIMCLK cycles	1 0	0	2 XTIMCLK cycles		1	4 XTIMCLK cycles	1 1	0	3 XTIMCLK cycles		1	6 XTIMCLK cycles
XRDTRAIL	X2TIMING	Read Trail Period																								
0 0	0	0																								
0 1	0	1 XTIMCLK cycle																								
	1	2 XTIMCLK cycles																								
1 0	0	2 XTIMCLK cycles																								
	1	4 XTIMCLK cycles																								
1 1	0	3 XTIMCLK cycles																								
	1	6 XTIMCLK cycles																								
6–5	XWRLEAD	Two-bit field that defines the write cycle lead period, in XTIMCLK cycles, from 1, 2, 3 (if X2TIMING bit is 0) or 2, 4, 6 (if X2TIMING bit is 1). Note: See Section 3 for minimum requirements for different operating modes.																								
		<table border="1"> <thead> <tr> <th>XWRLEAD</th> <th>X2TIMING</th> <th>Write Lead Period</th> </tr> </thead> <tbody> <tr> <td>0 0</td> <td>x</td> <td>Invalid</td> </tr> <tr> <td>0 1</td> <td>0</td> <td>1 XTIMCLK cycle</td> </tr> <tr> <td></td> <td>1</td> <td>2 XTIMCLK cycles</td> </tr> <tr> <td>1 0</td> <td>0</td> <td>2 XTIMCLK cycles</td> </tr> <tr> <td></td> <td>1</td> <td>4 XTIMCLK cycles</td> </tr> <tr> <td>1 1</td> <td>0</td> <td>3 XTIMCLK cycles</td> </tr> <tr> <td></td> <td>1</td> <td>6 XTIMCLK cycles</td> </tr> </tbody> </table>	XWRLEAD	X2TIMING	Write Lead Period	0 0	x	Invalid	0 1	0	1 XTIMCLK cycle		1	2 XTIMCLK cycles	1 0	0	2 XTIMCLK cycles		1	4 XTIMCLK cycles	1 1	0	3 XTIMCLK cycles		1	6 XTIMCLK cycles
XWRLEAD	X2TIMING	Write Lead Period																								
0 0	x	Invalid																								
0 1	0	1 XTIMCLK cycle																								
	1	2 XTIMCLK cycles																								
1 0	0	2 XTIMCLK cycles																								
	1	4 XTIMCLK cycles																								
1 1	0	3 XTIMCLK cycles																								
	1	6 XTIMCLK cycles																								
4–2	XWRACTIVE	Three-bit field that defines the write cycle active wait-state period, in XTIMCLK cycles, from 0, 1, 2, 3, 4, 5, 6, 7 (if X2TIMING bit is 0) or 0, 2, 4, 6, 8, 10, 12, 14 (if X2TIMING bit is 1). Notes: 1) See Section 3 for minimum requirements. 2) The active period is by default 1 XTIMCLK cycle. Therefore, the total active period is (1 + XWRACTIVE) XTIMCLK cycles.																								
		<table border="1"> <thead> <tr> <th>XWRACTIVE</th> <th>X2TIMING</th> <th>Write Active Period Wait States</th> </tr> </thead> <tbody> <tr> <td>0 0 0</td> <td>x</td> <td>0</td> </tr> <tr> <td>0 0 1</td> <td>0</td> <td>1 XTIMCLK cycle</td> </tr> <tr> <td></td> <td>1</td> <td>2 XTIMCLK cycles</td> </tr> </tbody> </table>	XWRACTIVE	X2TIMING	Write Active Period Wait States	0 0 0	x	0	0 0 1	0	1 XTIMCLK cycle		1	2 XTIMCLK cycles												
XWRACTIVE	X2TIMING	Write Active Period Wait States																								
0 0 0	x	0																								
0 0 1	0	1 XTIMCLK cycle																								
	1	2 XTIMCLK cycles																								

Figure 6. XTIMING0/1/2/6/7 Register Layout (Continued)

Bits	Name	Description		
		0 1 0	0 1	2 XTIMCLK cycles 4 XTIMCLK cycles
		0 1 1	0 1	3 XTIMCLK cycles 6 XTIMCLK cycles
		1 0 0	0 1	4 XTIMCLK cycles 8 XTIMCLK cycles
		1 0 1	0 1	5 XTIMCLK cycles 10 XTIMCLK cycles
		1 1 0	0 1	6 XTIMCLK cycles 12 XTIMCLK cycles
		1 1 1	0 1	7 XTIMCLK cycles 14 XTIMCLK cycles
1-0	XWRTRAIL	Two-bit field that defines the write cycle trail period, in XTIMCLK cycles, from 0, 1, 2, 3 (if X2TIMING bit is 0) or 0, 2, 4, 6 (if X2TIMING bit is 1).		
			X2TIMING	Write Trail Period
		0 0	x	0
		0 1	0 1	1 XTIMCLK cycle 2 XTIMCLK cycles
		1 0	0 1	2 XTIMCLK cycles 4 XTIMCLK cycles
		1 1	0 1	3 XTIMCLK cycles 6 XTIMCLK cycles

4.2 XINTF Configuration Register

Figure 7. XINTCNF2 Register



Legend: R = Read; W = Write; -n = reset value; x = $\overline{\text{XHOLDA}}$ output; y = $\overline{\text{XHOLD}}$ input; z = $\overline{\text{XMP/MC}}$ input

Bits	Name	Description																																
31–19	Reserved																																	
18–16	XTIMCLK	<p>These bits select the fundamental clock for the timing of lead, active and trail switching operations as defined by the XTIMING and XBANK registers: This setting affects all of the XINTF zones. Changes to the XTIMCLK ratio should be made only by code executing outside of the XINTF.</p> <table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 5%;">0</td> <td style="width: 5%;">0</td> <td style="width: 5%;">0</td> <td style="width: 85%;">XTIMCLK = SYSCLKOUT/1</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>XTIMCLK = SYSCLKOUT/2</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>Reserved</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Reserved</td> </tr> </table>	0	0	0	XTIMCLK = SYSCLKOUT/1	0	0	1	XTIMCLK = SYSCLKOUT/2	0	1	0	Reserved	0	1	1	Reserved	1	0	0	Reserved	1	0	1	Reserved	1	1	0	Reserved	1	1	1	Reserved
0	0	0	XTIMCLK = SYSCLKOUT/1																															
0	0	1	XTIMCLK = SYSCLKOUT/2																															
0	1	0	Reserved																															
0	1	1	Reserved																															
1	0	0	Reserved																															
1	0	1	Reserved																															
1	1	0	Reserved																															
1	1	1	Reserved																															
15–12	Reserved	Reserved																																

Figure 7. XINTCNF2 Register (Continued)

Bits	Name	Description
11	HOLDAS	<p>This bit reflects the current state of the $\overline{\text{XHOLDA}}$ output signal. It can be read by the user to determine if the external interface is currently granting access to an external device.</p> <p>0 $\overline{\text{XHOLDA}}$ output signal is low.</p> <p>1 $\overline{\text{XHOLDA}}$ output signal is high.</p>
10	HOLDS	<p>This bit reflects the current state of the $\overline{\text{XHOLD}}$ input signal. It can be read by the user to determine if an external device is requesting access to the external bus.</p> <p>0 $\overline{\text{XHOLD}}$ input signal is low.</p> <p>1 $\overline{\text{XHOLD}}$ input signal is high.</p>
9	HOLD	<p>This bit <u>grants a request</u> to an external device that drives the $\overline{\text{XHOLD}}$ input signal and the $\overline{\text{XHOLDA}}$ output signal.</p> <p>0 <u>Automatically grants a request to an external device</u> that is driving both the $\overline{\text{XHOLD}}$ input signal and the $\overline{\text{XHOLDA}}$ output signal low.</p> <p>1 Does not grant a <u>request to an external device</u> that drives the $\overline{\text{XHOLD}}$ input signal low while the $\overline{\text{XHOLDA}}$ output signal stays high.</p> <p>If this bit is set while $\overline{\text{XHOLD}}$ and $\overline{\text{XHOLDA}}$ are both low (external bus accesses granted) then the $\overline{\text{XHOLDA}}$ signal is forced high (at the end of the current cycle) and the external interface is taken out of high-impedance mode.</p> <p>On a reset $\overline{\text{XRS}}$, this bit is set to zero. If, on a reset, the $\overline{\text{XHOLD}}$ signal is active-low, then the bus and all signal strobes must be in high-impedance state and the $\overline{\text{XHOLDA}}$ signal is also driven active-low.</p> <p>When HOLD mode is enabled and $\overline{\text{XHOLDA}}$ is active-low (external bus grant active) then the core can still execute code from internal memory. If an access is made to the external interface, then a not ready signal is generated and the core is stalled until the $\overline{\text{XHOLD}}$ signal is removed.</p>
8	MP/ $\overline{\text{MC}}$ Mode	<p>On reset, this bit reflects the state of the $\text{XMP}/\overline{\text{MC}}$ input signal sampled at $\overline{\text{XRS}}$. You can modify the state of this bit by writing a 1 or a 0 to this location. This will be reflected on the $\text{XMP}/\overline{\text{MC}}$ output signal. This mode also affects ZONE 7 and Boot ROM mapping. All other zones ignore this bit.</p> <p>Changes to this bit should be made only by code executing outside of XINTF Zone 7.</p> <p>Note: The $\text{XMP}/\overline{\text{MC}}$ input signal state is ignored after reset.</p> <p>0 Microcomputer state (XINTF ZONE 7 disabled, Boot ROM enabled).</p> <p>1 Microprocessor state (XINTF ZONE 7 enabled, Boot ROM disabled).</p>

Figure 7. XINTCNF2 Register (Continued)


Bits	Name	Description												
7–6	WLEVEL	The current number of writes buffered are detectable as follows: <table border="0" style="margin-left: 20px;"> <tr> <td>0</td> <td>0</td> <td>Empty</td> </tr> <tr> <td>0</td> <td>1</td> <td>1 value currently in the write buffer</td> </tr> <tr> <td>1</td> <td>0</td> <td>2 values currently in the write buffer</td> </tr> <tr> <td>1</td> <td>1</td> <td>3 values currently in the write buffer</td> </tr> </table> <p>Note: There may be a few cycles of delay from the time when a value enters the write buffer to the buffer level depth update.</p>	0	0	Empty	0	1	1 value currently in the write buffer	1	0	2 values currently in the write buffer	1	1	3 values currently in the write buffer
0	0	Empty												
0	1	1 value currently in the write buffer												
1	0	2 values currently in the write buffer												
1	1	3 values currently in the write buffer												
5	Reserved	Reserved												
4	Reserved	Reserved												
3	CLKOFF	Turn XCLKOUT mode off. This is done for power savings and noise reduction. This bit is set to 0 on a reset. <table border="0" style="margin-left: 20px;"> <tr> <td>0</td> <td>XCLKOUT is enabled.</td> </tr> <tr> <td>1</td> <td>XCLKOUT is disabled.</td> </tr> </table>	0	XCLKOUT is enabled.	1	XCLKOUT is disabled.								
0	XCLKOUT is enabled.													
1	XCLKOUT is disabled.													
2	CLKMODE Mode	XCLKOUT divide by 2 mode. All bus timings, irrespective of which mode is enabled, will start from the rising edge of XCLKOUT. The default mode of operation on power up and reset is /2 mode. <p>Changes to the CLKMODE bit should be made only by code executing outside of the XINTF.</p> <table border="0" style="margin-left: 20px;"> <tr> <td>0</td> <td>XCLKOUT is equal to XTIMCLK</td> </tr> <tr> <td>1</td> <td>XCLKOUT is a divide by 2 of XTIMCLK</td> </tr> </table>	0	XCLKOUT is equal to XTIMCLK	1	XCLKOUT is a divide by 2 of XTIMCLK								
0	XCLKOUT is equal to XTIMCLK													
1	XCLKOUT is a divide by 2 of XTIMCLK													
1–0	Write Buffer Depth	The write buffer allows the processor to continue execution without waiting for XINTF write accesses to complete. The write buffer depth is selectable as follows: <table border="0" style="margin-left: 20px;"> <tr> <td>0</td> <td>0</td> <td>No write buffering. The CPU will be stalled until the write completes on the XINTF. <p>Note: Default mode on reset ($\overline{\text{XRS}}$).</p> </td> </tr> <tr> <td>0</td> <td>1</td> <td>One write is buffered and the CPU will stall for the second write. The CPU is stalled until the write cycle begins on the XINTF (there could be a read cycle currently active on the XINTF).</td> </tr> <tr> <td>1</td> <td>0</td> <td>Two writes are buffered and the CPU will stall for the third write. The CPU will be stalled until the first write begins its cycle on the XINTF.</td> </tr> <tr> <td>1</td> <td>1</td> <td>Three writes are buffered. The CPU is stalled if a fourth write follows. The CPU will be stalled until the first write begins its cycle on the XINTF.</td> </tr> </table>	0	0	No write buffering. The CPU will be stalled until the write completes on the XINTF. <p>Note: Default mode on reset ($\overline{\text{XRS}}$).</p>	0	1	One write is buffered and the CPU will stall for the second write. The CPU is stalled until the write cycle begins on the XINTF (there could be a read cycle currently active on the XINTF).	1	0	Two writes are buffered and the CPU will stall for the third write. The CPU will be stalled until the first write begins its cycle on the XINTF.	1	1	Three writes are buffered. The CPU is stalled if a fourth write follows. The CPU will be stalled until the first write begins its cycle on the XINTF.
0	0	No write buffering. The CPU will be stalled until the write completes on the XINTF. <p>Note: Default mode on reset ($\overline{\text{XRS}}$).</p>												
0	1	One write is buffered and the CPU will stall for the second write. The CPU is stalled until the write cycle begins on the XINTF (there could be a read cycle currently active on the XINTF).												
1	0	Two writes are buffered and the CPU will stall for the third write. The CPU will be stalled until the first write begins its cycle on the XINTF.												
1	1	Three writes are buffered. The CPU is stalled if a fourth write follows. The CPU will be stalled until the first write begins its cycle on the XINTF.												

Figure 7. XINTCNF2 Register (Continued)

Bits	Name	Description
		Order of execution is preserved, e.g., writes are performed in the order they were accepted. The processor is stalled on XINTF reads until all pending writes are done and the read access completes. If the buffer is full, any pending reads or writes to the buffer will stall the processor.
		The "Write Buffer Depth" can be changed; however, it is recommended that the write buffer depth be changed only when the buffer is empty (this can be checked by reading the "Write Buffer Level" bits). Writing to these bits when the level is not zero may have unpredictable results.

4.3 XBANK Register

Figure 8. XBANK Register



Bits	Name	Description																																
15:6	Reserved																																	
5:3	BCYC	<p>These bits specify the number of XTIMCLK cycles to add between any consecutive access that crosses into or out of the specified zone, be it a read or write, program or data space. The number of XTIMCLK cycles can be 0 to 7.</p> <p>On a reset (\overline{XRS}) the value defaults to 7 XTIMCLK cycles (14 SYSCLKOUT cycles).</p> <table style="margin-left: 20px;"> <tr><td>0</td><td>0</td><td>0</td><td>0 cycle</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1 XTIMCLK cycle</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>2 XTIMCLK cycles</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>3 XTIMCLK cycles</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>4 XTIMCLK cycles</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>5 XTIMCLK cycles</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>6 XTIMCLK cycles</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>7 XTIMCLK cycles</td></tr> </table>	0	0	0	0 cycle	0	0	1	1 XTIMCLK cycle	0	1	0	2 XTIMCLK cycles	0	1	1	3 XTIMCLK cycles	1	0	0	4 XTIMCLK cycles	1	0	1	5 XTIMCLK cycles	1	1	0	6 XTIMCLK cycles	1	1	1	7 XTIMCLK cycles
0	0	0	0 cycle																															
0	0	1	1 XTIMCLK cycle																															
0	1	0	2 XTIMCLK cycles																															
0	1	1	3 XTIMCLK cycles																															
1	0	0	4 XTIMCLK cycles																															
1	0	1	5 XTIMCLK cycles																															
1	1	0	6 XTIMCLK cycles																															
1	1	1	7 XTIMCLK cycles																															


Figure 8. XBANK Register (Continued)

Bits	Name	Description
2:0	BANK	These bits specify the XINTF zone for which bank switching is enabled, ZONE 0 to ZONE 7. At reset, XINTF Zone 7 is selected.
		0 0 0 Zone 0
		0 0 1 Zone 1
		0 1 0 Zone 2
		0 1 1 Reserved
		1 0 0 Reserved
		1 0 1 Reserved
		1 1 0 Zone 6
		1 1 1 Zone 7 (selected at reset by default)

4.4 XREVISION Register

The XREVISION register contains a unique number to identify the particular version of XINTF used in the product. For the 2812, this register will be configured as described in Figure 9.

Figure 9. XREVISION Register Layout



Bits	Name	Description
15-0	REVISION	Current XINTF Revision. For internal use/reference. Test purposes only. Subject to change.

5 Signal Descriptions

Table 5. XINTF Signal Descriptions

Name	I/O/Z	Description
XD(15:0)	I/O/Z	Bidirectional 16-bit data bus
XA(31:0)	O/Z	Address bus. The address is placed on the bus on the rising edge of XCLKOUT and held on the bus until the next access. Specific devices may not have all 32 address lines. See the data sheet for a specific device.
XCLKOUT	O/Z	Single output clock derived from the XTIMCLK to be used for on-chip and off-chip wait-state generation and as a general-purpose clock source. XCLKOUT is either the same frequency or 1/2 the frequency of XTIMCLK, as defined by the CLKMODE bit in the XINTCNF2 register. At reset XCLKOUT = 1/2 XTIMCLK XCLKOUT = 1/4 SYSCLKOUT
$\overline{\text{XWE}}$	O/Z	Active low write strobe. This signal is driven low on all bus modes and data size types. The write strobe waveform is specified, per zone basis, by the Lead, Active, Trail periods in the XTIMINGx registers.
$\overline{\text{XRD}}$	O/Z	Active low read strobe. This signal is driven low on all bus modes and data size types. The read strobe waveform is specified, per zone basis, by the Lead, Active, Trail periods in the XTIMINGx registers. Note: The $\overline{\text{XRD}}$ and $\overline{\text{XWE}}$ signals are mutually exclusive.
$\overline{\text{XRNW}}$	O/Z	Read-not-write control. When high, this signal indicates a read cycle is active, when low, it indicates a write cycle is active. This signal is normally held high. The XRNW and $\overline{\text{XSTRB}}$ signals perform similar functions to the $\overline{\text{XRD}}$ and $\overline{\text{XWE}}$ signals. Generally, users opt to use the latter because they are cleaner and easier to use.
$\overline{\text{XZCS0}}$ $\overline{\text{XZCS1}}$ $\overline{\text{XZCS2}}$ $\overline{\text{XZCS6}}$ $\overline{\text{XZCS7}}$	0	Zone chip-selects. These signals are active when an access to the addressed zone is performed. Some devices such as the F2812 have two zone chip-select signals internally ANDed to form one single chip select. See the data sheet for details.
XREADY	I	Indicates peripheral is READY to complete the access when asserted to 1. For each XINTF zone, this can be configured to be a synchronous or an asynchronous input. In synchronous mode, the XINTF interface block requires XREADY to be valid one XTIMCLK clock cycle before the end of the active period. In asynchronous mode, The XINTF interface block samples XREADY three XTIMCLK clock cycles before the end of the active period. XREADY is sampled at the XTIMCLK rate independent of the XCLKOUT mode.

Table 5. XINTF Signal Descriptions (Continued)

Name	I/O/Z	Description
$\overline{\text{XHOLD}}$	I	This signal, when active low, requests the XINTF to release the external bus (place all busses and strobes into high-impedance state). The XINTF releases the bus when any current access is complete and there are no pending accesses on the XINTF. This signal is an asynchronous input and is synchronized by XTIMCLK.
$\overline{\text{XHOLDA}}$	O/Z	This signal is driven active low, when the XINTF has granted an $\overline{\text{XHOLD}}$ request. All XINTF busses and <u>strobe</u> signals will be in a high-impedance state. This signal is released when the $\overline{\text{XHOLD}}$ signal is released. External devices should only drive the external bus when this signal is active low.
XMP/ $\overline{\text{MC}}$	I	Switches between microprocessor and microcomputer mode. When high, Zone 7 is enabled on the external interface. When low, Zone 7 is disabled from the external interface, and on-chip memory (i.e., ROM) may <u>be accessed</u> instead. This signal is latched into the XINTCNF2 register on a reset (XRS) and you can modify the state of this mode in software. Note: The state of the XMP/ $\overline{\text{MC}}$ input signal is ignored after reset.


6 Waveforms

Figure 10 shows example timing waveforms for various XTIMCLK and XCLKOUT modes assuming X2TIMING = 0 and Lead = 2, Active = 2 and Trail = 2.

Note:

The diagrams included in this document are conceptual, cycle-by-cycle representations of the XINTF behavior. They do not take into account any buffer delays and additional setup times that will be found on a physical device. For more exact device-specific timing information for the XINTF, see the data sheet electrical timing specifications for that device.


Figure 10. XTIMCLK and XCLKOUT Mode Waveforms



† X2TIMING = 0, XRDLEAD/XWRLEAD = 2, XRDACTIVE/XWRACTIVE = 2, XRDTRAIL/XWRTRAIL = 2

‡ Alignment cycle. Necessary to make sure all bus cycles start on rising edge of XCLKOUT.


Figure 11. Generic Read Cycle (XTIMCLK = SYSCLKOUT mode)[†]



[†] XRDLEAD = 2, XRDACTIVE = 4, XRDTRAIL = 2


The XREADY signal can be sampled synchronously or asynchronously or ignored by each zone. If it is sampled synchronously, then the XREADY signal MUST meet set-up and hold timing relative to one XTIMCLK edge before the end of the active period. If it is sampled asynchronously, then the XREADY signal MUST meet set-up and hold timing relative to three XTIMCLK edges before the end of the active period. If XREADY is low at the sampling interval, an extra XTIMCLK period is added to the active phase and the XREADY input is sampled again on the next rising edge of XTIMCLK. XCLKOUT has no effect on the sampling interval.

Figure 12. Generic Read Cycle (XTIMCLK = 1/2 SYSCLKOUT mode)[†]



[†] XRDLEAD = 1, XRDACTIVE = 3, XRDTRAIL = 1

Figure 13. Generic Write Cycle ($XTIMCLK = SYSCLKOUT$ mode)^{†‡}



[†] $XWRACTIVE = 2$, $XWRACTIVE = 4$, $XWRTRAIL = 2$

[‡] If the lead and active timing parameters are set low enough, it may not be possible to generate a valid XREADY signal. No hardware is added to detect this.

7 External DMA Support ($\overline{\text{XHOLD}}$, $\overline{\text{XHOLDA}}$)

The XINTF supports direct memory access (DMA) to its local (off-chip) program and data spaces. This is accomplished with the $\overline{\text{XHOLD}}$ signal input and $\overline{\text{XHOLDA}}$ output. When $\overline{\text{XHOLD}}$ is asserted (low active) a request to the external interface is generated to hold all outputs from the external interface a high-impedance state. Upon completion of all outstanding accesses to the external interface, $\overline{\text{XHOLDA}}$ is asserted (low active). $\overline{\text{XHOLDA}}$ signals external devices that the external interface has its outputs in high-impedance state and that another device can control access to external memory or peripherals.

The HOLD Mode bit in XINTCNF2 register enables the automatic generation of a $\overline{\text{XHOLDA}}$ signal and granting access of the external bus, when a valid $\overline{\text{XHOLD}}$ signal is detected. While in HOLD mode, the CPU can continue to execute code from on-chip memory attached to the memory bus. If an attempt is made to access the external interface while $\overline{\text{XHOLDA}}$ is low, a not ready condition is generated, halting the processor. Status bits in the XINTCNF2 register will indicate the state of the $\overline{\text{XHOLD}}$ and $\overline{\text{XHOLDA}}$ signals.

If $\overline{\text{XHOLD}}$ is active, and the CPU attempts a write to the XINTF, the write is not buffered and the CPU will stall. The write buffer is disabled.

The HOLD mode bit in XINTCNF2 register bit will take precedence over the $\overline{\text{XHOLD}}$ input signal. Thus enabling customer code to determine when or not a $\overline{\text{XHOLD}}$ request is to be honored.

The $\overline{\text{XHOLD}}$ input signal is synchronized at the input to the XINTF before any actions are taken. Synchronization is with respect to XTIMCLK.

The HOLDS bit in XINTCNF2 register reflects the current synchronized state of the $\overline{\text{XHOLD}}$ input.

On reset, the HOLD mode bit is enabled, allowing for bootload of external memory using an $\overline{\text{XHOLD}}$ request. If $\overline{\text{XHOLD}}$ signal is active low during reset, the $\overline{\text{XHOLDA}}$ signal is driven low as per normal operation.

During power up, any undefined values in the $\overline{\text{XHOLD}}$ synchronizing latches are ignored and would eventually be flushed out when the clock stabilizes. Hence, synchronizing latches do not need to be reset.

If an $\overline{\text{XHOLD}}$ active low signal is detected, the $\overline{\text{XHOLDA}}$ signal is only driven low after all pending XINTF cycles are completed. Any pending CPU cycles are blocked and the CPU is held in a not-ready state if they are targeted for the XINTF.

Definitions:

Pending XINTF Cycle – Any cycle that is currently in the XINTF FIFO queue.

Pending CPU Cycle – Any cycle that is not in the FIFO queue but is active on the core memory bus.

The \overline{XHOLD} signal should not be removed until the \overline{XHOLDA} signal becomes active. Unpredictable results will occur if this rule should be violated.

The state of the XINTF external signals is as follows in HOLD mode:

Signal	HOLD Granted Mode
XA(31:0), XD(15:0)	High-impedance
$\overline{XR\overline{D}}$, $\overline{XW\overline{E}}$, $\overline{XR\overline{W}}$	High-impedance
\overline{XZCS}	High-impedance
$\overline{XZCS0}$	High-impedance
$\overline{XZCS1}$	High-impedance
$\overline{XZCS2}$	High-impedance
$\overline{XZCS6}$	High-impedance
$\overline{XZCS7}$	High-impedance

All other signals remain in their normal operating states.

Revision History

This document was revised to SPRU067C from SPRU067B, which was released in July 2003. The scope of the revisions was limited to technical changes as described in A.1. This appendix lists only revisions made in the most recent version.

A.1 Changes Made in This Revision

The following changes were made in this revision:

Page	Additions/Modifications/Deletions
9	Changed title and added a paragraph to include new devices
11	Added Section 1.1, Accessing XINTF Zones
12	Added Figure 2, Zone 0/Zone 1 Chip-Enable Logic
13	Added Figure 3, Zone 7 Memory Map
13	Added Section 1.2, Write-Followed-by-Read Pipeline Protection
15	Added Section 2.1, Procedure to change the XINTF Configuration and Timing Registers
16	Added Figure 4, Access Flow Diagram
17	Modified the paragraph preceding Section 2.3
18	Modified second sentence in the first paragraph of Section 2.4, XINTF Access Lead/Active/Tail Wait-State Timing Per Zone
18	Changed the word “lead” to “trail” in Section 2.4 in the fifth paragraph
23	Changed heading of first column in Table 2
33	Modified description of bits 1–0 and 7–6 in the XINTCNF2 Register (Figure 7)
34	Modified description of bits 5–3 in the XBANK Register (Figure 8)
39	Modified Figure 10
40	Modified Figure 11

Changes Made in This Revision

41 Modified Figure 12

42 Modified Figure 13

This page intentionally left blank.

Index

A

access external peripherals 14
access timing 9
active low read strobe 36
active low write strobe 36
asynchronous mode 22, 36
asynchronous XREADY 23
asynchronously 19
attaching external peripheral devices 12

B

BANK 35
Bank Control Register 26
BCYC 34
block diagram 10
Boot ROM mapping 32

C

CLKMODE 31
CLKMODE₀ Mode 33
CLKOFF 31, 33
Configuration Register 26
configuration restrictions 22, 23
CPU is stalled 33
custom boot routines 12

D

detect illegal settings 21
direct memory access (DMA) 43

E

external address bus 11
external interface (XINTF) 9
external signals 44

H

high-impedance state 32
registers
 XBANK Register 34
 XREVISION Register 35
 XTIMING0/1/2/6/7 Register 27
XREVISION Register 35
HOLD 32
HOLD mode 43
HOLD mode bit 43
HOLDAS 31, 32
HOLDS 31, 32
HOLDS bit 43

I

illegal settings 21
internal clock 9
invalid timings 23

L

lead/active and trail wait states 18
Lead/Active/Tail values 23

M

memory map 11
microcomputer mode 20

microprocessor and microcomputer mode 37
microprocessor mode 20
mirroring Zone 7 12
MP/MC Mode 31, 32

N

number of writes buffered 33

P

pipeline order 14
power up 43
processor is stalled 34
pulse duration 21

R

read access 9
read cycle lead period 28
read cycle trail period 29
read strobe (XRD) 18
read/not write control 36
READYMODE 27
reset 32, 37
reset (XRS) 34
Revision Register 26

S

sampled asynchronously 40
sampled synchronously 19
setup and hold times 21
single output clock 36
synchronizing latches 43
synchronous mode 22
SYSCLKOUT 9

T

timing 21
timing of any read or write access to an XINTF
zone 18
Timing Register 26

timing waveforms 38

U

USEREADY 27, 28

V

valid timings 23

W

wait state configurations 21
wait states 9
wait-state generation 36
wait-state requirements 21
waveforms 38
WLEVEL 31, 33
write access 9
Write Buffer Depth 31, 33
write cycle lead period 29
write cycle trail period 30
write enable (XWE) strobe 18
write-followed-by-read pipeline protection 12

X

X2TIMING 27
X2TIMING 27
X2TIMING bi 29
XA 36
XBANK 26
XBANK Register 34
XBANK registers 31
XCLKOUT 36
XCLKOUT mode 33
XD 36
XHOLD input signal 32
XHOLD request 43
XHOLDA 37
XHOLDA output signal 32
XHOLDA signal 43
XINTCNF2 26
XINTCNF2 register 43
XINTF parameters 15

- XINTF zone 11
 - XRDACTIVE 27, 28
 - XRDLEAD 27, 28
 - XRDTRAIL 27, 29
 - XREADY 36
 - XREADY signal 9, 21, 40
 - XREVISION 26
 - XSIZE 27
 - XTIMCLK 9, 31
 - XTIMCLK and SYSCLKOUT, relationship 17
 - XTIMCLK cycles 34
 - XTIMCLK/X2TIMING modes 23
 - XTIMING register 21
 - XTIMING register configuration restrictions 22
 - XTIMING0/1/2/6/7 Register Layout 27
 - XTIMINGx registers 9
 - XWRACTIVE 27, 29
 - XWRLEAD 27, 29
 - XWRTRAIL 27, 30
- Z**
- Zone 2 and Zone 6 11
 - Zone 7 12
 - zone chip selects 36
 - zone chip-select signals 11
 - zones 9

Index

Index-4