

Implementing DDR2/mDDR PCB Layout on the TMS320DM35x DMSoC

DSPS Applications

ABSTRACT

This application report contains implementation instructions for the DDR2/mDDR interface contained on the TMS320DM35x Digital Media System-on-Chip (DMSoC) device. The approach to specifying interface timing for the DDR2/mDDR interface is quite different than on previous devices.

The previous approach specified device timing in terms of data sheet specifications and simulation models. The system designer was required to obtain compatible memory devices, as well as the device-specific data sheets and simulation models. This information would then be used to design the printed circuit board (PCB) using high-speed simulation to close system timing.

For the DM35x DDR2/mDDR interface, the approach is to specify compatible DDR2/mDDR devices and provide the PCB routing rule solution directly. TI has performed the simulation and system design work to ensure DDR2/mDDR interface timings are met. This document describes the required routing rules.

The DM35x EVM provides an example of a PCB layout following these routing rules that passes FCC EMI requirements. You can copy the DDR2/mDDR portion of this layout directly, but the intent is to allow enough flexibility in the routing rules to meet other PCB requirements.

Contents

1	TMS320DM35x	2
2	References	14

List of Figures

1	DM35x DDR2/mDDR Single-Memory High Level Schematic	5
2	DM35x DDR2/mDDR Dual-Memory High Level Schematic	5
3	DM35x and DDR2/mDDR Device Placement	6
4	DDR2/mDDR Keepout Region	7
5	VREF Routing and Topology	11
6	CK and ADDR_CTRL Routing and Topology.....	11
7	DQS and DQ Routing and Topology.....	12
8	DQGATE Routing	13

List of Tables

1	Compatible JEDEC DDR2/mDDR Devices	2
2	DM35x Minimum PCB Stack Up	3
3	PCB Stack Up Specifications.....	6
4	Placement Specifications	7
5	Bulk Bypass Capacitors	8
6	High-Speed Bypass Capacitors	9
7	Clock Net Class Definitions	10
8	Signal Net Class Definitions	10
9	DDR2/mDDR Signal Terminations	10
10	CK and ADDR_CTRL Routing Specification	12

11	DQS and DQ Routing Specification	13
12	DQGATE Routing Specification	14

1 TMS320DM35x

1.1 DDR2/mDDR Interface

This section provides the timing specification for the DDR2/mDDR interface as a PCB design and manufacturing specification. The design rules constrain PCB trace length, PCB trace skew, signal integrity, cross-talk, and signal timing. These rules, when followed, result in a reliable DDR2/mDDR memory system without the need for a complex timing closure process. For more information regarding guidelines for using this DDR2 specification, *Understanding TI's PCB Routing Rule-Based DDR2 Timing Specification* ([SPRAAV0](#)).

1.1.1 DDR2/mDDR Interface Schematic

[Figure 1](#) shows the DDR2/mDDR interface schematic for a single-memory DDR2/mDDR system. The dual-memory system shown in [Figure 2](#). Pin numbers for the DM35x can be obtained from the pin description section of the *TMS320DM355 Digital Media System-on-Chip (DMSoC) Data Manual* ([SPRS463](#)) and the DDR2/mDDR device pin numbers can be obtained from their device-specific data sheets.

1.1.2 Compatible JEDEC DDR2/mDDR Devices

[Table 1](#) shows the parameters of the JEDEC DDR2/mDDR devices that are compatible with this interface. Generally, the DDR2/mDDR interface is compatible with x16 DDR2/mDDR-400 speed grade DDR2/mDDR devices.

The DM35x also supports JEDEC DDR2/mDDR x8 devices in the dual chip configuration. In this case, one chip supplies the upper byte and the second chip supplies the lower byte. Addresses and most control signals are shared just like regular dual chip memory configurations.

Table 1. Compatible JEDEC DDR2/mDDR Devices

No.	Parameter	Min	Max	Unit	Notes
1	JEDEC DDR2/mDDR Device Speed Grade	DDR2/mDDR-400			See Note ⁽¹⁾
2	JEDEC DDR2/mDDR Device Bit Width	x8	x16	Bits	
3	JEDEC DDR2/mDDR Device Count	1	2	Devices	

⁽¹⁾ Higher DDR2/mDDR speed grades are supported due to inherent JEDEC DDR2/mDDR backwards compatibility.


1.1.3 PCB Stackup

The minimum stackup required for routing the DM35x is a six layer stack as shown in [Table 2](#). Additional layers may be added to the PCB stack up to accommodate other circuitry or to reduce the size of the PCB footprint.

Table 2. DM35x Minimum PCB Stack Up


Layer	Type	Description
1	Signal	Top Routing Mostly Horizontal
2	Plane	Ground
3	Plane	Power
4	Signal	Internal Routing
5	Plane	Ground
6	Signal	Bottom Routing Mostly Vertical

Complete stack up specifications are provided in [Table 3](#).



- A Vio1.8 is the power supply for the DDR2/mDDR memories and the DM35x DDR2/mDDR interface.
- B One of these capacitors can be eliminated if the divider and its capacitors are placed near a device VREF pin. In the case of mDDR, these capacitors can be eliminated completely.
- C Connect A13 signals together when present
- D VREF applies in the case of DDR2 memories. For mDDR, the DMSoC DDR_VREF pin still needs to be connected to the divider circuit.

Figure 1. DM35x DDR2/mDDR Single-Memory High Level Schematic



 Terminator, if desired. See terminator comments.

- A Vio1.8 is the power supply for the DDR2/mDDR memories and the DM35x DDR2/mDDR interface.
- B One of these capacitors can be eliminated if the divider and its capacitors are placed near a device VREF pin. In the case of mDDR, these capacitors can be eliminated completely.
- C Connect A13 signals together when present
- D VREF applies in the case of DDR2 memories. For mDDR, the DMSoC DDR_VREF pin still needs to be connected to the divider circuit.

Figure 2. DM35x DDR2/mDDR Dual-Memory High Level Schematic

Table 3. PCB Stack Up Specifications

No.	Parameter	Min	Typ	Max	Unit	Notes
1	PCB Routing/Plane Layers	6				
2	Signal Routing Layers	3				
3	Full ground layers under DDR2/mDDR routing Region	2				
4	Number of ground plane cuts allowed within DDR routing region			0		
5	Number of ground reference planes required for each DDR2/mDDR routing layer	1				
6	Number of layers between DDR2/mDDR routing layer and reference ground plane			0		
7	PCB Routing Feature Size		4		Mils	
8	PCB Trace Width w		4		Mils	
8	PCB BGA escape via pad size		18		Mils	
9	PCB BGA escape via hole size		8		Mils	
10	DMSoC Device BGA pad size					See Note ⁽¹⁾
11	DDR2/mDDR Device BGA pad size					See Note ⁽²⁾
12	Single Ended Impedance, Z_0	50		75	Ω	
13	Impedance Control	Z-5	Z	Z+5	Ω	See Note ⁽³⁾

⁽¹⁾ Please refer to the *Flip Chip Ball Grid Array Package Reference Guide* ([SPRU811](#)) for DMSoC device BGA pad size.

⁽²⁾ Please refer to the DDR2/mDDR device manufacturer documentation for the DDR2/mDDR device BGA pad size.

⁽³⁾ Z is the nominal singled ended impedance selected for the PCB specified by item 12.

1.1.4 Placement

Figure 2 shows the required placement for the DM35x device as well as the DDR2/mDDR devices. The dimensions for Figure 3 are defined in Table 4. The placement does not restrict the side of the PCB that the devices are mounted on. The ultimate purpose of the placement is to limit the maximum trace lengths and allow for proper routing space. For single-memory DDR2/mDDR systems, the second DDR2/mDDR device is omitted from the placement.



Figure 3. DM35x and DDR2/mDDR Device Placement

Table 4. Placement Specifications

No.	Parameter	Min	Max	Unit	Notes
1	X		1750	Mils	See Notes ⁽¹⁾ , ⁽²⁾
2	Y		1280	Mils	See Notes ⁽¹⁾ , ⁽²⁾
3	Y Offset		650	Mils	See Notes ⁽¹⁾ , ⁽²⁾ , ⁽³⁾
4	DDR2/mDDR Keepout Region				See Note ⁽⁴⁾
5	Clearance from non-DDR2/mDDR signal to DDR2/mDDR Keepout Region	4		w	See Note ⁽⁵⁾

⁽¹⁾ See [Figure 1](#) for dimension definitions.

⁽²⁾ Measurements from center of DMSoC device to center of DDR2/mDDR device.


⁽³⁾ For single memory systems it is recommended that Y Offset be as small as possible.

⁽⁴⁾ DDR2/mDDR Keepout region to encompass entire DDR2/mDDR routing area

⁽⁵⁾ Non-DDR2/mDDR signals allowed within DDR2/mDDR keepout region provided they are separated from DDR2/mDDR routing layers by a ground plane.

1.1.5 DDR2/mDDR Keep Out Region

The region of the PCB used for the DDR2/mDDR circuitry must be isolated from other signals. The DDR2/mDDR keep out region is defined for this purpose and is shown in [Figure 4](#). The size of this region varies with the placement and DDR routing. Additional clearances required for the keep out region are shown in [Table 4](#).



Region should encompass all DDR2/mDDR circuitry and varies depending on placement. Non-DDR2/mDDR signals should not be routed on the DDR signal layers within the DDR2/mDDR keep out region. Non-DDR2/mDDR signals may be routed in the region provided they are routed on layers separated from DDR2/mDDR signal layers by a ground layer. No breaks should be allowed in the reference ground layers in this region. In addition, the 1.8 V power plane should cover the entire keep out region.

Figure 4. DDR2/mDDR Keepout Region

1.1.6 Bulk Bypass Capacitors

Bulk bypass capacitors are required for moderate speed bypassing of the DDR2/mDDR and other circuitry. [Table 5](#) contains the minimum numbers and capacitance required for the bulk bypass capacitors. Note that this table only covers the bypass needs of the DMSoC and DDR2/mDDR interfaces. Additional bulk bypass capacitance may be needed for other circuitry.

Table 5. Bulk Bypass Capacitors

No.	Parameter	Min	Max	Unit	Notes
1	DV _{DD18} Bulk Bypass Capacitor Count	3		Devices	See Note ⁽¹⁾
2	DV _{DD18} Bulk Bypass Total Capacitance	30		μF	
3	DDR#1 Bulk Bypass Capacitor Count	1		Devices	See Note ⁽¹⁾
4	DDR#1 Bulk Bypass Total Capacitance	22		μF	
5	DDR#2 Bulk Bypass Capacitor Count	1		Devices	See Notes ⁽¹⁾ , ⁽²⁾
6	DDR#2 Bulk Bypass Total Capacitance	22		μF	See Note ⁽²⁾

⁽¹⁾ These devices should be placed near the device they are bypassing, but preference should be given to the placement of the high-speed (HS) bypass caps.

⁽²⁾ Only used on dual-memory systems

1.1.7 High-Speed Bypass Capacitors

High-speed (HS) bypass capacitors are critical for proper DDR2/mDDR interface operation. It is particularly important to minimize the parasitic series inductance of the HS bypass cap, DMSoC/DDR2/mDDR power, and DMSoC/DDR2/mDDR ground connections. [Table 6](#) contains the specification for the HS bypass capacitors as well as for the power connections on the PCB.

1.1.8 Net Classes

[Table 7](#) lists the clock net classes for the DDR2/mDDR interface. [Table 8](#) lists the signal net classes, and associated clock net classes, for the signals in the DDR2/mDDR interface. These net classes are used for the termination and routing rules that follow.

Table 6. High-Speed Bypass Capacitors

No.	Parameter	Min	Max	Unit	Notes
1	HS Bypass Capacitor Package Size		0402	10 Mils	See Note ⁽¹⁾
2	Distance from HS bypass capacitor to device being bypassed		250	Mils	
3	Number of connection vias for each HS bypass capacitor	2		Vias	See Note ⁽²⁾
4	Trace length from bypass capacitor contact to connection via	1	30	Mils	
5	Number of connection vias for each DDR2/mDDR device power or ground balls	1		Vias	
6	Trace length from DDR2/mDDR device power ball to connection via		35	Mils	
7	DV _{DD18} HS Bypass Capacitor Count	10		Devices	See Note ⁽³⁾
8	DV _{DD18} HS Bypass Capacitor Total Capacitance	1.2		μF	
9	DDR#1 HS Bypass Capacitor Count	8		Devices	See Note ⁽³⁾
10	DDR#1 HS Bypass Capacitor Total Capacitance	0.4		μF	
11	DDR#2 HS Bypass Capacitor Count	8		Devices	See Notes ⁽³⁾ , ⁽⁴⁾
12	DDR#2 HS Bypass Capacitor Total Capacitance	0.4		μF	See Note ⁽⁴⁾

⁽¹⁾ LxW, 10 mil units, i.e., a 0402 is a 40x20 mil surface mount capacitor

⁽²⁾ An additional HS bypass capacitor can share the connection vias only if it is mounted on the opposite side of the board.

⁽³⁾ These devices should be placed as close as possible to the device being bypassed.

⁽⁴⁾ Only used on dual-memory systems

Table 7. Clock Net Class Definitions

Clock Net Class	DMSoC Pin Names
CK	DDR_CLK/DDR_CLK
DQS0	DDR_DQS0
DQS1	DDR_DQS1

Table 8. Signal Net Class Definitions

Clock Net Class	Associated Clock Net Class	DMSoC Pin Names
ADDR_CTRL	CK	DDR_BA[2:0], DDR_A[13:0], DDR_CS, DDR_CAS, DDR_RAS, DDR_WE, DDR_CKE
DQ0	DQS0	DDR_DQ[7:0], DDR_DQM0
DQ1	DQS1	DDR_DQ[15:8], DDR_DQM1
DQGATE	CK, DQS0, DQS1	DDR_DQGATE0, DDR_DQGATE1

1.1.9 DDR2/mDDR Signal Termination

No terminations of any kind are required in order to meet signal integrity and overshoot requirements. Serial terminators are permitted, if desired, to reduce EMI risk; however, serial terminations are the only type permitted. [Table 9](#) shows the specifications for the series terminators.

Table 9. DDR2/mDDR Signal Terminations

No.	Parameter	Min	Typ	Max	Unit	Notes
1	CK Net Class	0		10	Ω	See Note ⁽¹⁾
2	ADDR_CTRL Net Class	0	22	Zo	Ω	See Notes ⁽¹⁾ , ⁽²⁾ , ⁽³⁾
3	Data Byte Net Classes (DQS0-DQS1, DQ0-DQ1)	0	22	Zo	Ω	See Notes ⁽¹⁾ , ⁽²⁾ , ⁽³⁾ , ⁽⁴⁾
4	DQGATE Net Class (DQGATE)	0	10	Zo	Ω	See Notes ⁽¹⁾ , ⁽²⁾ , ⁽³⁾

⁽¹⁾ Only series termination is permitted, parallel or SST specifically disallowed.

⁽²⁾ Terminator values larger than typical only recommended to address EMI issues.

⁽³⁾ Termination value should be uniform across net class.

⁽⁴⁾ When no termination is used on data lines (0 Ω s), the DDR2/mDDR devices must be programmed to operate in 60% strength mode.

1.1.10 VREF Routing

VREF is used as a reference by the input buffers of the DDR2/mDDR memories as well as the DM35x 's. VREF is intended to be $\frac{1}{2}$ the DDR2/mDDR power supply voltage and should be created using a resistive divider as shown in Figure 1. Other methods of creating VREF are not recommended. Figure 5 shows the layout guidelines for VREF.




Figure 5. VREF Routing and Topology

1.1.11 DDR2/mDDR CK and ADDR_CTRL Routing

Figure 6 shows the topology of the routing for the CK and ADDR_CTRL net classes. The route is a balanced T as it is intended that the length of segments B and C be equal. In addition, the length of A should be maximized.




Figure 6. CK and ADDR_CTRL Routing and Topology

Table 10. CK and ADDR_CTRL Routing Specification ⁽¹⁾

No	Parameter	Min	Typ	Max	Unit	Notes
1	Center to center CK-CK spacing			2w		
2	CK A to B/A to C Skew Length Mismatch			25	Mils	See Note ⁽¹⁾
3	CK B to C Skew Length Mismatch			25	Mils	
4	Center to center CK to other DDR2/mDDR trace spacing	4w				See Note ⁽²⁾
5	CK/ADDR_CTRL nominal trace length	CACLM-50	CACLM	CACLM+50	Mils	See Note ⁽³⁾
6	ADDR_CTRL to CK Skew Length Mismatch			100	Mils	
7	ADDR_CTRL to ADDR_CTRL Skew Length Mismatch			100	Mils	
8	Center to center ADDR_CTRL to other DDR2/mDDR trace spacing	4w				See Note ⁽²⁾
9	Center to center ADDR_CTRL to other ADDR_CTRL trace spacing	3w				See Note ⁽²⁾
10	ADDR_CTRL A to B/A to C Skew Length Mismatch			100	Mils	See Note ⁽¹⁾
11	ADDR_CTRL B to C Skew Length Mismatch			100	Mils	

⁽¹⁾ Series terminator, if used, should be located closest to DMSoC.

⁽²⁾ Center to center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing congestion.

⁽³⁾ CACLM is the longest Manhattan distance of the CK and ADDR_CTRL net classes.

Figure 7 shows the topology and routing for the DQS and DQ net classes; the routes are point to point. Skew matching across bytes is not needed nor recommended.



Figure 7. DQS and DQ Routing and Topology

Table 11. DQS and DQ Routing Specification ⁽¹⁾

No.	Parameter	Min	Typ	Max	Unit	Notes
1	Center to center DQS- $\overline{\text{DQS}}$ spacing			2w		
2	DQS E Skew Length Mismatch			25	Mils	
3	Center to center DQS to other DDR2/mDDR trace spacing	4w				See Note ⁽²⁾
4	DQS/DQ nominal trace length	DQLM-50	DQLM	DQLM+50	Mils	See Notes ⁽¹⁾ , ⁽³⁾
5	DQ to DQS Skew Length Mismatch			100	Mils	See Note ⁽³⁾
6	DQ to DQ Skew Length Mismatch			100	Mils	See Note ⁽³⁾
7	Center to center DQ to other DDR2/mDDR trace spacing	4w				See Notes ⁽²⁾ , ⁽⁴⁾
8	Center to Center DQ to other DQ trace spacing	3w				See Notes ⁽⁵⁾ , ⁽²⁾
9	DQ/DQS E Skew Length Mismatch			100	Mils	See Note ⁽³⁾

- ⁽¹⁾ Series terminator, if used, should be located closest to DDR.
- ⁽²⁾ Center to center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing congestion.
- ⁽³⁾ There is no need and it is not recommended to skew match across data bytes, i.e., from DQS0 and data byte 0 to DQS1 and data byte 1.
- ⁽⁴⁾ DQ's from other DQS domains are considered *other DDR2/mDDR trace*.
- ⁽⁵⁾ DQLM is the longest Manhattan distance of each of the DQS and DQ net classes.

Figure 8 shows the routing for the DQGATE net classes. Table 12 contains the routing specification.




Figure 8. DQGATE Routing

Table 12. DQGATE Routing Specification

No.	Parameter	Min	Typ	Max	Unit	Notes
1	DQGATE Length F		CKB0B1			See Note (1)
3	Center to center DQGATE to any other trace spacing	4w				
4	DQS/DQ nominal trace length	DQLM-50	DQLM	DQLM+50	Mils	
5	DQGATE Skew			100	Mils	See Note (2)

(1) CKB0B1 is the sum of the length of the CK net plus the average length of the DQS0 and DQS1 nets.

(2) Skew from CKB0B1

2 References

- *TMS320DM355 Digital Media System-on-Chip (DMSoC) Data Manual* ([SPRS463](#))
- *Understanding TI's PCB Routing Rule-Based DDR2 Timing Specification* ([SPRAAV0](#))
- *Flip Chip Ball Grid Array Package Reference Guide* ([SPRU811](#))

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
RF/IF and ZigBee® Solutions	www.ti.com/lprf

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2009, Texas Instruments Incorporated