

TMS320C6455 Design Guide and Comparisons to TMS320TC6416T

HPMP Products

Digital Signal Processing Solutions

ABSTRACT

This document describes system design considerations for the TMS320C6455 (C6455). It also gives comparisons to designing with the TMS320C6416T (C6416T) for those familiar with that device. The objective of this document is to cover system design considerations for the C6455. Those familiar with the C6416T can use the comparisons to migrate a C6416T design to the C6455. In some cases there is information overlapping with the C6455 data manual. If the information does not match the data manual information takes precedence.

Contents

1	Device Overview with Comparison to the C6416T	3
2	Device Identification (ID)	4
3	Pin and Package Compatibility	4
4	Device Configurations and Initialization	5
5	Clocking	7
6	Power Supply	13
7	I/O Buffers	21
8	Peripheral Section	21
9	References	37
Appendix A C6455 RGMII 1.5 V/1.8 V to 2.5 V/3.3 V Translation		39

List of Figures

1	CLKIN1, CLKIN2 Single Device Clock Solution.....	9
2	PLL1, PLL2 Multiple Device Clock Solution.....	10
3	RIOCLK Single Device LVDS Clock Solution.....	11
4	RIOCLK Multiple Devices LVDS Clock Solution	11
5	RIOCLK Multiple Devices LVDS Clock Solution	12
6	RIOCLK Multiple Devices LVPECL Clock Solution	12
7	Power Supply Generation	14
8	Recommended Power Supply Filter	15
9	Reference Voltage Generation	15
10	Multiple DSP Remote Sense Connections.....	17
11	Single DSP Remote Sense Connections.....	18
12	McBSP 8 Load Routing Topology	26
13	HSTL to LVCMOS Translation.....	34
14	RGMII Voltage Level Translation Circuit	39

List of Tables

1	C6455 Features, Comparison to C6416T Processor.....	3
2	C6455 and C6416T JTAG (BSDL) IDs.....	4
3	Pin and Package Differences	5
4	Clocking Differences between C6455 and C6416T	7

5	Reference Clock Requirements	8
6	Power Supply Differences	13
7	Die Voltage Monitor Pins	17
8	Bulk Capacitor Examples	19
9	Capacitor Recommendations	19
10	PTV Compensated Interfaces	21
11	EMIFA Comparison: C6455 vs C6416T	23
12	HPI Comparison: C6455 vs C6416T	24
13	PCI Comparison: C6455 vs C6416T	25
14	McBSP Comparison: C6455 vs C6416T	26
15	VCP2 Summary of Changes on C6455	27
16	VCP2 Usage Change on C6455	27
17	VCP2 Register Changes on C6455	28
18	TCP2 Summary of Changes on C6455	28
19	TCP2 Usage Change on C6455	29
20	TCP2 Register Changes on C6455	29
21	GPIO/Interrupt Comparison: C6455 vs C6416T	30
22	Timer Comparison: C6455 vs C6416T	31
23	SRIO PLL Multiplier Settings	35
24	JTAG/Emulation Comparison: C6455 vs C6416T	37

C6000 is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

1 Device Overview with Comparison to the C6416T

A high-level comparison of the C6455 and C6416T features is given in [Table 1](#). This table does not cover software differences. For more detailed comparisons of peripherals, see the peripheral sections later in this document.

Table 1. C6455 Features, Comparison to C6416T Processor

Hardware Features	C6455	C6416T		
Peripherals Not all peripheral pins are available at the same time. (For more details, see the Device Configuration section of the device data manual)	EMIFA (64-bit data bus) (Clock source = AECLKIN or SYCLK4) (Supports SBSRAM, SRAM, Sync FIFOs, Async memories; SRAM, ROM, Flash)	1	EMIFA (64-bit data bus) (Clock source = AECLKIN, CPU/4, CPU/6) (Supports SBSRAM, SRAM, Sync FIFOs, Async memories; SRAM, ROM, Flash)	1
	DDR Memory Controller EMIF (32-bit data bus width) [1.8V IO] (Clock source = generated from PLL2)	1	EMIFB (16-bit bus width) (supports SDRAM and programmable sync)	N/A
	EDMA3 (64 independent channels) [CPU/3 clock rate]	1	EDMA2	1
	High-Speed 1x/4x Serial Rapid IO Port	1	N/A	N/A
	HPI (32 or 16-bit user selectable)	1	same	1
	PCI (32-bit) [66-MHz or 33-MHz]	1	PCI (32-bit) [33-MHz]	1
	McBSP (Internal clock source up to 90 MHz)	2	McBSP	3
	UTOPIA (8-bit mode, 50-MHz, Slave-only)	1	Same	
	10/100/1000 Ethernet MAC (EMAC)	1	N/A	N/A
	Management Data Input/Output (MDIO)	1	N/A	N/A
	64-Bit Timers (Configurable) (Internal clock source: CPU Clock/6, External clock source up to CPU clock/24)	2 - 64-bit or 4-32-bit	32-bit Timer	3-32 bit timers
	General Purpose Input/Output (all can be used as external interrupts)	16	General Purpose Input/Output (4 can be used as external interrupts)	16
Coproprocessors	VCP2	1	VCP	1
	TCP2	1	TCP	1
On-Chip Memory	L1P (Configurable as cache and SRAM)	32K-Byte	L1P (Cache only)	16K-Byte
	L1D (Configurable as cache and SRAM)	32K-Byte	L1D (Cache only)	16K-Byte
	L2	2048K-Byte	L2	1024K-Byte

Table 1. C6455 Features, Comparison to C6416T Processor (continued)

CPU MegaModule Revision ID	Revision ID Register (MM_REVID[15:0]) Byte address = 0x01812000	Read value: 0x0 (silicon revision 1.1)	N/A	N/A
JTAG BSDL_ID	JTAGID register	Read value: 0x0008A02F	JTAGID register	Read value: 0x008102F
Frequency	Core clock	720MHz, 850MHz, 1GHz	Core clock	600MHz, 720MHz, 850MHz, 1GHz
Voltage	Core Supply	1.2V	Core Supply	1.2V
	IO Supplies	3.3V, 1.8V (1.5), 1.2V	IO Supply	3.3V
PLL and PLL controller Options	PLL1 for Core Clock (Software configurable) PLL2 for DDR/EMAC Clock		PLL for Core Clock (Hardware configurable)	
BGA Package	697-Pin BGA Package, 0.8mm pitch, 24mmx24mm	ZTZ Suffix	532-Pin BGA Package, 0.8mm pitch, 23x23mm	GLZ Suffix
Process Technology	0.09um/7-Level Cu Metal Process (CMOS)		0.09um/7-Level Cu Metal Process (CMOS)	
Device Part Numbers	TMS320C6455ZTZ TMS320C6455ZTZ8 TMS320C6455ZTZ7		TMS320C6416TGLZ1 TMS320C6416TGLZ8 TMS320C6416TGLZ7 TMS320C6416TGLZ6	

2 Device Identification (ID)

The IEEE Standard 1149.1-1990, IEEE Standard Test Port and Boundary-Scan Architecture (JTAG) (BSDL) ID and Silicon Revision ID are different than other TMS320C64x DSP devices. The C6455 device IDs are shown in [Table 2](#) and are referred to as JTAG (BSDL) IDs. The JTAG (BSDL) ID is accessible via JTAG on both devices and through the JTAG ID register at address 0x02A80008 on the C6455 device.

[Table 2](#) identifies the JTAG (BSDL) ID differences between the C6416T and C6455.

Table 2. C6455 and C6416T JTAG (BSDL) IDs

Device	JTAG (BSDL) ID			
	Variant [31:28]	Part Number [27:12]	Manufacturer [11:1]	LSB
C6455	xxxxb ⁽¹⁾	0000000010001010b	00000010111b	1 [0]
C6416T	xxxxb ⁽²⁾	0000000010000001b	00000010111b	1

⁽¹⁾ Variant field indicates the silicon version. Refer to the data manual and errata for current silicon versions.

⁽²⁾ Variant field indicates the silicon version. Refer to the data manual and errata for current silicon versions.

The C6455 does not have a silicon revision ID as found in the C6416T.

3 Pin and Package Compatibility

The physical dimensions and pin out of package used for C6455 is different from the C6416T. Modification is needed to account for the different physical dimensions of package and pin out. Changes in substrate can also affect the thermal characteristics of the package used for the C6455 device. For additional information regarding package characteristics, see the *TMS320C6455 Fixed-Point Digital Signal Processor Data Manual* ([SPRS276](#)), which is referred to as the C6455 data manual throughout the remainder of this document.

Table 3. Pin and Package Differences

Device	Package Type (s)	Pin Count
C6416T	GLZ Ball Grid Array (BGA) 0.8mm pitch, 23 x 23 mm	532
C6455	ZTZ Ball Grid Array (BGA) 0.8mm pitch, 24 x 24 mm	697

4 Device Configurations and Initialization

On the C6455 device, bootmode and certain device configuration/peripheral selections are determined at device reset, while peripheral usage (enabled/disabled) is determined by the Peripheral Configuration registers after the device reset. The peripherals on the C6455 device are *disabled* and need to be *enabled*. This is different than the C6416T in which case the peripherals selected by the boot strap options were enabled on power-up. The basic information on configuration options, boot modes options and use of the Power Configuration registers can be found in the C6455 data manual.

4.1 Device Reset

There are several ways to reset the C6455 and these are described in the C6455 data manual. The two external resets, $\overline{\text{POR}}$ and $\overline{\text{RESET}}$, need to be driven to a valid logic level at all times. $\overline{\text{POR}}$ must be asserted (low) on a power-up while the clocks and power planes become stable. $\overline{\text{RESET}}$ can be used from the powered up state to issue a warm reset, which performs the same as a $\overline{\text{POR}}$ except that test and emulation logic are not reset. If a warm reset is not needed, $\overline{\text{RESET}}$ can be pulled up to DV_{DD33} .

In revision 1.1 silicon, when $\overline{\text{POR}}$ is held low the internal pull-up and pull-down resistors are disabled. This requires the use of external pull-up and pull-down resistors for all pins that have their states latched by $\overline{\text{POR}}$. Alternatively, after $\overline{\text{POR}}$ is de-asserted long enough for the internal resistors to pull voltage levels to valid states (> 100 uS) bringing $\overline{\text{RESET}}$ low for at least 24 CLKIN1 cycles and then high again allows re-latching the state of the configuration strapping with valid values from the internal pull-ups, pull-downs. While $\overline{\text{POR}}$ is low, large currents may be seen on the DV_{DD33} power plane due to floating inputs (i.e., the external memory interface (EMIF) bus). If you want to avoid these currents, external pull-ups or pull-downs should be used. For complete details, see the *TMS320C6455/54 Digital Signal Processor Silicon Revisions 2.1, 2.0, 1.1* ([SPRZ234](#)). In revision 2.0 silicon and later the internal pull-up and pull-down resistors will not be disabled under any conditions.

The $\overline{\text{RESETSTAT}}$ signal indicates the internal reset state. The $\overline{\text{RESETSTAT}}$ is asserted (low) on a power-on reset, warm reset, max reset, or system reset. The only reset that does not cause $\overline{\text{RESETSTAT}}$ to be asserted is a CPU reset (issued from the PCI peripheral).

4.2 Device Configuration

The C6455 device configuration options are multiplexed on the EMIFA address AEA[19:0] and EMIFA bank address lines ABA[1:0]. There is one dedicated configuration pin, PCI_EN. For details on the configuration options, see the C6455 data manual. All reset strapping pins have internal pull-ups or pull-downs in the range of 30K Ω . If the EMIFA bus is not used the internal pull-ups and pull-downs can be used and an external pull-up/down is only needed if the opposite setting is desired. If the configuration pins are routed out from the device, the internal pullup/pulldown resistor should not be relied upon; 1K pull-ups and pull-downs are recommended for all desired settings.

The core clock phase-locked loop (PLL) multiplier is not set by reset configuration strapping as it was on the C6416T. The PLL multiplier can only be set by CPU register writes. The registers are not accessible through boot peripherals. The core clock speed when accessing the internal ROM must be not more than 750 MHz. PCI and Serial RapidIO (SRIO) boot modes automatically change the PLL multiplier to 15X, so the CLKIN1 must be no more than 50 MHz. For other boot modes it is suggested to set the multiplier early in the boot process in order to reduce boot times. For details on setting the CLKIN1 PLL multiplier and divider settings, refer to [Section 6.1](#) and the *TMS320C645x DSP Software-Programmable Phase-Locked Loop (PLL) Controller User's Guide* ([SPRUE56](#)).

4.3 Peripheral Configuration

Other than the device reset configuration covered in [Section 4.1](#), all other configurations are done by register accesses. The first step to configuring a peripheral is to enable it using Peripheral Configuration Register 0 and 1. Since all peripherals not needed for the selected boot mode are disabled, a first level boot loader may be needed to enable interfaces needed during the full boot load. For example, if the application code to be loaded (.OUT file) loads data into an external memory, a first level boot loader must be loaded and executed to enable the EMIF interface. If the Boot Mode selection specifies a particular interface for boot, it is automatically enabled and configured. Note that Peripheral Configuration Register 0 and 1 are only accessible by the CPU, therefore, it is not possible to configure these registers directly through a host interface like the host port interface (HPI) and peripheral component interconnect (PCI). For more details on peripheral configuration, see the Device Configuration section of the C6455 data manual.

The EMAC interface requires some PLL2 configurations. The specific settings are dependent on the MII mode. For details on PLL2 configuration, see the *TMS320C645x DSP Software-Programmable Phase-Locked Loop (PLL) Controller User's Guide* ([SPRUE56](#)).

For some peripherals, the peripheral operating frequency is dependent on the CPU core clock frequency. This should be accounted for when configuring the peripheral.

All other peripheral configurations are done within the peripheral module. For configuring the peripheral module, see the specific peripheral's user guide.

4.4 Configuration Tables in I2C ROM

Inter-integrated circuit (I2C) ROM contents can contain configuration tables that allow customer defined memory map accesses during the I2C boot mode. These accesses can be used to configure peripherals during the boot process. For details, see the *TMS320C645x Bootloader User's Guide* ([SPRUEC6](#)).

4.5 Boot Modes

The interfaces that support a boot loading process are: I2C, HPI, PCI, Serial RapidIO and EMIF (8-bit ROM). In addition, a first level boot loader (loaded using one of those interfaces) can configure the Ethernet or Utopia interfaces for a secondary boot load. For a summary of the boot modes supported, see the C6455 data manual. For details regarding boot modes, see the *TMS320C645x Bootloader User's Guide* ([SPRUEC6](#)).

Regardless of the boot mode selected, an emulator connection can always reset the device to acquire control.

If the PCI interface is enabled, it supports an optional auto-initialization feature that loads the PCI config registers from an I2C ROM before the boot load is performed.

4.6 Boot/Initialization Sequence

Generic bring up procedure:

- Follow power-up and reset sequencing per the C6455 data manual.
- When the $\overline{\text{POR}}$ (or $\overline{\text{RESET}}$ on a warm boot) signal is de-asserted the boot strapping options are latched and the boot mode selection controls what happens next:
 - If the PCI interface is selected and auto-initialization is enabled, the auto-initialization is performed
 - Booting over I2C loads code contents into L2, code is executed after last code section is copied
 - Booting over EMIF starts executing from the base address of CE3 space
 - Booting over HPI, PCI or Serial RapidIO puts the device in a state that waits for code to be copied through those interfaces into L2 and an interrupt to initiate the execution of that code.

- Boot code (at a minimum) should configure the PLL1 core clock frequency and also enable and configure the required peripherals and:
 - PCI and SerialRapidIO boot modes configure the PLL1 for a 15x multiplier to allow proper operation of those interfaces. After the boot load is completed, application code should change the PLL1 to final desired multiplier. Due to the use of the 15x multiplier, the CLKIN1 should be no greater than 50MHz when selecting the PCI or SerialRapidIO boot modes.

5 Clocking

5.1 PLLs

5.1.1 Clock PLL and PLL Controller

A description of the PLLs and PLL controllers along with register definitions can be found in the data manual for the *TMS320C6455 Fixed-Point Digital Signal Processor Data Manual* ([SPRS276](#)). [Table 4](#) shows the clocking differences between the C6455 and the C6416T.

Table 4. Clocking Differences between C6455 and C6416T

Device	PLL Type	Input Clock Range	Frequency Multiplication Factors	Program Multiplier via	Clock Input Source	Purpose
C6416T	Analog PLL	25 MHz - 75 MHz ⁽¹⁾	x1, x6, x12, x20	Hardware config	External clock input	CPU clock
C6455	Analog PLL (Main device clock)	33 MHz - 66 MHz ^{(2) (1)}	x15, x20, x25, x30, x32	Software config	External clock input	CPU clock
C6455	Analog PLL (Used for DDR2 and EMAC clocking)	12.5 MHz - 25 MHz	x10	N/A	External clock input	DDR2 and Ethernet (except MII) ⁽³⁾

⁽¹⁾ Supported frequency range and multipliers may change. For the latest information, see the data manual.

⁽²⁾ Clock range is limited to 50 MHz if using PCI or SerialRapidIO boot modes.

⁽³⁾ In silicon version 2.0 and all subsequent versions this PLL is not required for RMII operation.

5.1.2 PLL Operation

The PLL1 controller powers up in bypass (x1) mode with PLL1 in reset. Some boot modes change this multiplier (see [Section 4.6](#)). After the PLL1 is out of reset and running, changing the PLL1 controller multiplier and divider values (or the reference clock frequency) involves using the PLL reset mode to clear the lock condition.

The PLL reset mode is used under the following conditions:

- After power is applied, the PLL is automatically placed in reset mode
- To change the input frequency (CLKIN1)
- To change the value in any divider or multiplier register

The procedures for changing the PLL are described in [Section 5.1.3](#) and [Section 5.2](#).

5.1.3 PLL Configuration after Power-Up

The following process should be followed to set the PLL multiplier after power-on reset. The wait times are conservative durations to guarantee proper operation.

1. Allow PLL1 to become stable, see the device data manual for stabilization time.
2. Program PLLCTL.PLLENSRC=0 to enable the PLLCTL.PLLEN bit.
3. Program PREDIV, PLLM for the desired multiplier and divider.
4. Set PLLRST=0 to de-assert PLL reset.
5. Wait for 3000 CLKIN1 cycles for the PLL to lock.
6. Set PLLEN=1 to switch from Bypass mode to PLL mode.

5.2 PLL Configuration During Operation

The following process should be followed to change the PLL after it has been operating. The wait times are conservative durations to guarantee proper operation.

1. Program PLLCTL.PLLENSRC=0 to enable the PLLCTL.PLLEN bit.
2. Program PLLEN=0 (PLL bypass mode) and PLLRST=1 (reset PLL) in PLLCTL register.
3. Program PREDIV, PLLM for the desired multiplier and divider.
4. Wait for at least 256 CLKIN1 cycles for the PLL to reset.
5. Set PLLRST=0 to de-assert PLL reset.
6. Wait for 3000 CLKIN1 cycles for the PLL to lock.
7. Set PLLEN=1 to switch from Bypass mode to PLL mode.

5.3 PLL1, PLL2, and SRIO Reference Clock Solutions

This section describes the clock requirements and a system solution for the input clocks to the C6455 device that require special consideration. CLKIN1 is the reference clock to PLL1 that is used to generate the core clock (up to 1GHz). This clock requires a low jitter clock source. CLKIN2 is the reference clock to PLL2 that is used to generate the clock for the DDR2 and Ethernet media access controller (EMAC) subsystems. This clock, when used as the reference clock to the DDR2 subsystem, must be low jitter. The SRIO reference clock (RIOCLK, $\overline{\text{RIOCLK}}$) requires a differential low jitter clock source and proper termination.

It is also assumed that multiple TMS320C6455 devices may be used on a board so the proposed system solutions include clock fanout buffers.

5.3.1 Clock Requirement

The clock requirements are given in [Table 5](#).

Table 5. Reference Clock Requirements

	Logic	Input Jitter ⁽¹⁾	Trise/Tfall	Duty Cycle	Stability	Freq ⁽²⁾	PLL Freq
CLKIN1	LVC MOS or LV TTL	100 pS pk-pk	Max 1.2 nS	40/60%	50 PPM	50 MHz	1 GHz
CLKIN2	LVC MOS or LV TTL	100 pS pk-pk	Max 1.2 nS	40/60%	50 PPM	25 MHz	250 MHz
RIOCLK, RIOCLK	Differential LVDS or LVPECL	4 pS RMS 56 ps pk-pk @ 1x10 ⁻¹² BER	50 pS - 700 pS	45/55%	50 PPM	125 MHz, 156.25 MHz	3.125 GHz

⁽¹⁾ Assumes a Gaussian distribution. Peak-peak jitter assumes 100,000 points.

⁽²⁾ Recommended operating frequencies based on component availability and supported PLL multipliers.

Trise/Tfall values are given for CLKIN1 and CLKIN2 transitions from 0.8 V to 2.0 V. This is equivalent to a max Trise/Tfall of 2 nS from 20% to 80% of 3.3 V. RIOCLK Trise/Tfall values are given for 20% to 80% of the voltage swing. These rise/fall times assume the maximum jitter values. Slower rise/fall times can be used if the jitter is lower.

5.3.2 CLKIN1/CLKIN2 Solutions

CLKIN1 and CLKIN2 have similar requirements for a clock source so the same clocking solutions (except for frequency) can be used for both.

5.3.2.1 Single Device Solution

It is assumed that the source clock for each of these clocks is an oscillator on the same board as the TMS320C6455. Use of distributed clocks may require a jitter cleaner device such as the CDCM7005 (see <http://focus.ti.com/docs/prod/folders/print/cdcm7005.html>). Most PLL based clock generators do not meet the input jitter requirement. If an on-board oscillator is used with one TMS320C6455 no other components should be needed except for termination resistors.

For CLKIN1 and CLKIN2, a low jitter CMOS oscillator would be sufficient. A series termination resistor (nominally 22 Ω) at the source is suggested (see Figure 1). An example of an appropriate oscillator is:

- Vectron V_{CC1} series 3.3 V CMOS oscillator
 - <http://www.vectron.com/products/xo/vcc1.pdf>

This oscillator has not been tested but is an example of an oscillator that meet the specification requirements for CLKIN1 and CLKIN2.




Figure 1. CLKIN1, CLKIN2 Single Device Clock Solution

5.3.2.2 Fanout Solutions

For systems with multiple TMS320C6455 devices it may be preferred to use one oscillator and a fanout buffer instead of multiple oscillators. This would allow for fewer components as well as lower cost. The fanout buffer increases the jitter at the clock input so care must be taken in selecting the combination of oscillator and fanout buffer.

In most cases the same oscillators described in Section 5.3.2.1 can be used for the fan out case. The oscillator output specifications should be compared to the fanout buffer input specifications to make sure they are compatible.

A low jitter fanout buffer is required which generally means a non-PLL based fanout buffer should be used. Suggested solutions for fanout buffers are:

- TI CDCV304 1:4 Clock buffer
 - <http://focus.ti.com/lit/ds/symlink/cscv304.pdf>
- TI CDCVF2310 1:10 Clock buffer
 - <http://focus.ti.com/lit/ds/symlink/cdcvf2310.pdf>
- CDCV304 jitter information: <http://focus.ti.com/lit/an/scaa052/scaa052.pdf>
- CDCVF2310 jitter information: <http://focus.ti.com/lit/an/scaa064/scaa064.pdf>

Figure 2 shows a diagram of a solution that allows an oscillator and a fanout buffer to provide CLKIN1 or CLKIN2 for up to four DSPs. Up to 10 DSPs could be supported with the CDCVF2310 that would be the same circuit without the series resistors since the CDCVF2310 has built-in 22 Ω resistors. The buffer outputs should not be used to drive additional fanout buffers since the jitter will accumulate.




Figure 2. PLL1, PLL2 Multiple Device Clock Solution

Another solution would be to use very low jitter PLL clock generators/buffers. TI's CDCE706 and CDCE906 have been tested with at 25 MHz and 50 MHz and shown to meet the required jitter specifications.

5.3.2.3 Layout Recommendations

Placement, Terminations

- The oscillator should be placed close to the destination.
- Series termination should be placed close to clock source.
- The value of the series termination resistor should be optimized to reduce over-shoot and under-shoot while not violating the Trise/Tfall input specification. TI suggests the customer use IBIS simulations to determine the correct value of the termination resistor.

Trace Routing

- A GND plane should be placed below the oscillator.
- Digital signals should not be routed near or under the clock sources.
- Maintain at least 25 mil spacing to other traces.

5.3.3 RIOCLK/RIOCLK Solutions

The SerialRapidIO reference clock requires special considerations because it is differential, must be low jitter, and requires termination. Either an LVDS or LVPECL clock source can be used but they require different terminations. The input buffer sets its own common mode voltage so AC coupling is necessary. It also includes a 100 Ω differential termination resistor, eliminating the need for an external 100 Ω termination when using an LVDS driver. For generation information on AC termination schemes, see *AC Coupling Between Differential LVPECL, LVDS, HSTL and CML* ([SCAA059](#)). For information on DC coupling, see *DC-Coupling Between Differential LVPECL, LVDS, HSTL, and CML* ([SCAA062](#)).

5.3.3.1 Single Device Solution

It is assumed that the source clock is an oscillator on the same board as the TMS320C6455. Use of distributed clocks may require a jitter cleaner device such as the CDCM7005 (see <http://focus.ti.com/docs/prod/folders/print/cdcm7005.html>) or the CDCL6010. If an on-board oscillator is used with one TMS320C6455 no other components should be needed except for terminations.

For the Serial rapid IO reference clock examples of appropriate oscillators are:

- Pletronics LVDS LV77D oscillator
 - <http://www.pletronics.com/pdf/LV77D%203.3v.pdf>
- Pletronics LVPECL PE77D oscillator
 - <http://www.pletronics.com/pdf/PE77D%203.3v.pdf>

These oscillators have not been tested but are examples of oscillators that meet the specification requirements for RIOCLK/RIOCLK.

Figure 3 shows an LVDS based solution including terminations. Figure 4 shows an LVPECL based solution including terminations. The terminations shown are still being investigated and should be considered preliminary.




Figure 3. RIOCLK Single Device LVDS Clock Solution




Figure 4. RIOCLK Multiple Devices LVDS Clock Solution

5.3.3.2 Fanout Solutions

For systems with multiple TMS320C6455 devices it may be preferred to use one oscillator and a fanout buffer instead of multiple oscillators. This would allow for fewer components as well as lower cost. The fanout buffer increases the jitter at the clock input so care must be taken in selecting the combination of oscillator and fanout buffer.

In most cases the same oscillators described in Section 5.3.3.1 can be used for the fan out case. The oscillator output specifications should be compared to the fanout buffer input specifications to make sure they are compatible.

A low jitter fanout buffer is required which generally means a non-PLL based fanout buffers should be used. Suggested solutions for a fanout buffers are:

- TI SN65LVDS108 LVDS 1:8 Clock fanout buffer
 - <http://focus.ti.com/lit/ds/symlink/sn65lvds108.pdf>
- TI CDCLVP110 LVPECL 2:10 Clock fanout buffer
 - <http://focus.ti.com/lit/ds/symlink/cdclvp110.pdf>

There are also 4-port and 16-port versions of the SN65LVDS108. For an integrated jitter cleaner and multiple clock output buffer the CDCL6010 can be used.

These buffers have not been tested but are examples of buffers that meet the specification requirements for RIOCLK/RIOCLK.

Jitter performance for the SN65LVDS108 is found in its datasheet. For the CDCLVP110 the jitter characteristics of these parts refer to:

- CDCLVP110 Jitter Info: <http://focus.ti.com/lit/an/scaa068/scaa068.pdf>

Figure 5 shows a diagram of a solution that allows an LVDS oscillator and an LVDS fanout buffer to provide RIOCLK / RIOCLK for up to 8 DSPs. Figure 6 shows an LVPECL solution for up to 10 DSPs. The fanout buffer outputs should not be used to drive additional fanout buffers since the jitter will accumulate.




Figure 5. RIOCLK Multiple Devices LVDS Clock Solution




Figure 6. RIOCLK Multiple Devices LVPECL Clock Solution

5.3.3.3 Layout Recommendation (LVDS and LVPECL)

Placement:

- The oscillator, buffer, and DSPs should be placed as close to each other as practical
- Fanout buffers should be placed in a central area to equalize the trace lengths to each DSP
- AC coupling capacitors should be placed near the receivers
- 50 Ω resistors used in LVPECL DC termination should be placed near the receiver
- 150 Ω resistors used in LVPECL AC termination should be placed near the driver
- 100 Ω resistors used in LVDS terminations should be placed near the receiver

Trace routing:

- A GND plane should be placed below the oscillator
- Digital signals should not be routed near or under the clock sources.
- Traces should be 100 Ω differential impedance and 50 Ω single ended impedance
- Clock routes should be routed as differential pairs with no more than 2 vias per connection (not counting pin escapes)
- The number of vias on each side of a differential pair should match
- Differential clock routes must be length matched to within 10 mils
- Maintain at least 25 mil spacing to other traces

6 Power Supply

A comparison of the voltages needed for the C6455 vs. the C6416T is shown in Table 6. For definitions for the power supplies, see the C6455 data manual.

Table 6. Power Supply Differences


Device	Core Supply Voltage		I/O Supply Voltages (Tolerances are $\pm 5\%$)				Analog Supply Voltages (Tolerances are $\pm 5\%$)		
	CV_{DD}	TOL	DV_{DD33}	DV_{DD18}	DV_{DD15}	DV_{DD12} (SRIO)	PLL	DDR2 DLL	SRIO
C6455	1.2V	$\pm 3\%$	3.3 V	1.8 V	1.5 V or 1.8 V	1.2 V	1.8 V	1.8 V	1.2 V
C6416T	1.1 V 1.2 V	$\pm 3\%$ $\pm 3\%$	3.3 V	N/A	N/A	N/A	3.3 V	N/A	N/A

6.1 Power Plane Generation

All power supplies may be generated from switching supplies with the exception of the SRIO 1.2 V supplies (DV_{DD12} , AV_{DDA} and AV_{DDT}). Due to the noise sensitivity of the SRIO SERDES links a linear regulator with proper filtering is recommended. A switching regulator plus filtering can be used if the AC noise is guaranteed to be less than ± 25 mV. One solution for a suitable 1.8 V to 1.2 V linear regulator is the UC385-ADJ (<http://focus.ti.com/lit/ds/symlink/uc385-adj.pdf>) that can support multiple DSPs. Filters are also recommended for some other voltage planes. An overview of the recommended power supply generation architecture is shown in Figure 7 .

The DV_{DD15} supply can be operated at either 1.5 V or 1.8 V. Operation at 1.8 V consumes somewhat more power than 1.5 V operation but eliminates the need for a 1.5 V supply. Most Ethernet PHYs that support reduced Gigabit media independent interface (RGMI) v2.0 operation support the HSTL interface at either 1.5 V or 1.8 V.

The optional power supplies are noted with dashed lines. These are power pins that can be connected directly to V_{SS} if the associated peripheral is not used and is disabled. If power supplies for SRIO or RGMI are to be connected to V_{SS} , care should be taken that all associated power for that interface must be connected to V_{SS} . Removing power from these interfaces results in the inability to boundary scan test these interfaces. For details, see the C6455 data manual.


Figure 7. Power Supply Generation

Filters on AV_{DLL1} and AV_{DLL2} are not needed if the DDR2 interface is not used.

The recommended filter circuit from [Figure 7](#) is given in [Figure 8](#). The filter component shown is a from Murata part. If a different part is cross-referenced, the frequency envelope must be considered. This solution has been tested.




Figure 8. Recommended Power Supply Filter

The reference voltages used for the SSTL (DDR2) and HSTL (RGMII) interfaces are intended to operate at half the voltage supplied to those I/Os. This is done through a simple voltage divider as shown in [Figure 9](#). More details on $V_{REFSSTL}$ can be found in: *Implementing DDR2 PCB Layout on the TMS320C6455* ([SPRAAA7](#)). Note that if the RGMII interface is not used and is disabled, $V_{REFHSTL}$ can be connected to directly to V_{SS} .




Figure 9. Reference Voltage Generation

6.2 Power Supply Sequencing [D]

The recommended power sequence is described in the C6455 data manual. This is the sequence that is used for manufacturing device test. Other sequences may work but have not been verified at this time. Therefore, it is strongly recommended that this sequence be followed.

Although the power sequence has 3.3 V I/O ramping before the core voltage, bus contention will not occur in this case due to special circuitry that has been added that hold the 3.3 V I/Os in tri-state during the power ramp-up period.

There are multiple ways to generate a controlled power sequence. A microcontroller or PLD can be used to control power supply sequencing. Alternatively, TI has power management products that can be used such as the TPS3808 (<http://focus.ti.com/lit/ds/symlink/tps3808g33.pdf>).

6.3 Voltage Plane Power Requirements

Power requirements are highly dependent on the usage of the device. This includes which peripherals are used as well as the operating frequencies. In order to generate an estimate of the C6455 power for a particular application, see the *TMS320C6455/C6454 Power Consumption Summary* ([SPRAAE8](#)).

6.4 Power Supply Layout Recommendations

Core and I/O supply voltage regulators should be located close to the DSP (or DSP array) to minimize inductance and resistance in the power delivery path. Additionally, when designing for high-performance applications utilizing the C6000™ platform of DSPs, the PCB should include separate power planes for core, I/O and ground, all bypassed with high-quality low-ESL/ESR capacitors.

For $V_{REFHSTL}$ and $V_{REFSSTL}$, one reference voltage divider should be used for both the C6455 and the reference voltage input on the attached device. The same supply should also be used for the I/O voltages between the two parts. The VREF resistor divider should be placed between the two devices and the routes made as directly as possible with a minimum 20 mil wide trace. There should be a 2x trace width clearance between the routing of the reference voltage and any switching signals.

The DLL signals (AV_{DLL1} and AV_{DLL2}) can be routed using minimum 15 mil wide traces. There should be a 2x trace width clearance between this and any switching signals.

The filter circuits should be placed as close to the corresponding C6455 power supply pin(s) as possible. No digital switching signals should be routed near or directly under the filter circuits.

6.5 Voltage Tolerances, Noise, and Transients

The voltage tolerances specified in the data sheet include all DC tolerances and the transient response of the power supply. These specify the absolute maximum and minimum levels that must be maintained at the pins of the C6455 under all conditions. Special attention to the power supply solution is needed to achieve this level of performance, especially the 3% tolerance on the core power plane (C_{VDD}).

To maintain the 3% tolerance at the pins, the tolerance must be a combination of the power supply DC output accuracy, the voltage drop from the supply to the load and the effect of transients. A reasonable goal for the DC power supply output accuracy is 1.5%, leaving 1.5% for the transients. At 1.2 V a 3% tolerance is ± 36 mV. This allows 18 mV of DC accuracy from the output of the power supply and another 18 mV due to transients.

Power plane IR drop is another factor to consider, especially if there are multiple DSPs in a group on a board. Power planes, even if no splits are present, have impedance. With large currents running across the power planes the voltage drop must be considered. This same issue also applies to ground planes with heavy currents.

6.5.1 Using Remote Sense Power Supplies

Use of a power supply that supports the remote sense capability allows the power supply to control the voltage at the load. Special layout care must be used to keep this sense trace from being lost during PCB layout. One solution is placement of a small resistor at the load and connecting the sense trace to the voltage plane through it. If a group of DSPs on the board are supplied by a single core power supply, the sense resistor should be placed at the center of this group. If a negative sense pin is supported by the voltage regulator it should be handled in a similar way. An example of this type of implementation is shown in Figure 10.




Figure 10. Multiple DSP Remote Sense Connections

If the connection is between one DSP and one voltage regulator, there are voltage monitor pins that can be used for this case. The monitor pins indicate the voltage on the die and therefore provide the best remote sense voltage. Early C6455 data manuals have these pins grouped with their respective power supplies. The voltage monitor pins are described in Table 7.

Table 7. Die Voltage Monitor Pins

Voltage Plane	Pin Number	Description
CV _{DDMON}	N1	Die side core voltage monitor
DV _{DD33MON}	L6	Die side 3.3 V (DV _{DD33}) voltage monitor
DV _{DD18MON}	A26	Die side 1.8 V (DV _{DD18}) voltage monitor
DV _{DD15MON}	F3	Die side 1.5 V or 1.8 V (DV _{DD15}) voltage monitor

These monitor pins should be connected directly to the positive side sense pin of the voltage regulator. This may not be needed if the regulator used has a low impedance path between its VOUT and +SENSE pins. Since the voltage regulator output could become unstable and drive to a high voltage if the positive sense line does not receive the correct voltage it is recommended to place a 100 Ω resistor near the DSP between the voltage plane and the monitor pin. If the V_{DDMON} connection to the DSP is not present for some reason the positive sense will still regulate to the proper voltage. If a negative sense pin is provided by the regulator this should be connected to the GND plane near the DSP using a 0 Ω resistor. The single DSP remote sense connections are shown in Figure 11 .




Figure 11. Single DSP Remote Sense Connections

6.5.2 Voltage Plane IR Drop

The voltage gradient (IR drop) needs to be considered whether or not a supply with the remote sense capability is used. The DSPs closer to the supply have a slightly higher voltage and the DSPs farther from the supply have a slightly lower voltage. This voltage differential can be minimized by making the copper planes thicker or by spacing the DSPs across a wider area of the plane. Be sure to consider both the core power plane(s) and the ground plane(s). The resistance of the plane can be determined by the following formula:

$$R = \rho * \text{length} / (\text{width} * \text{thickness})$$

where ρ is the resistivity of copper equal to 1.72E-8 ohm-meters. PCB layer thickness is normally stated in *ounces*. One ounce of copper is about 0.012 inches or 30.5E-6 meters thick. The width must be derated to account for vias and other obstructions. A 50 mm wide strip of 1oz copper plane derated 50% for vias have a resistance of 0.57 m Ω per inch.

6.6 Power-Supply Decoupling and Bulk Capacitors

To properly decouple the supply planes from system noise, place as many capacitors (caps) as possible close to the DSP. Assuming 0402 caps, you should be able to fit the number of capacitors given in [Table 9](#). These caps need to be close to the DSP, no more than 1.25 cm maximum distance to be effective. Ideally, these caps should be connected directly to the via attached to the BGA power pin. Parasitic inductance limits the effectiveness of the decoupling capacitors; therefore, the physically smaller 0402 capacitors are recommended. As with selection of any component, verification of capacitor availability over the product's production lifetime should be considered.

Proper capacitance values are also important. Small bypass caps (near **560 pF**) should be placed closest to the power pins. Medium bypass caps (**100 nF** or as large as can be obtained in a small package) should be the next closest. It is recommended that you place the decoupling capacitors immediately next to the BGA vias, using the *interior* BGA space and at least the corners of the *exterior*. The inductance of the via connect can eliminate the effectiveness of the capacitor so proper via connections are important. Trace length from the pad to the via should be no more than 10 mils and the width of the trace should be the same width as the pad.

Larger caps can be placed further away for bulk decoupling. Large bulk caps should be furthest away (but still as close as possible).

6.6.1 Selecting Bulk Capacitance

There are two factors that need to be considered when selecting the bulk capacitance: the effective ESR for the power plane capacitors and the amount of capacitance needed to provide power during periods when the voltage regulator cannot respond.

The overall impedance of the core power plane is determined by:

$$(Allowable\ Voltage\ Deviation\ due\ to\ Current\ Transients) / (Max\ Current)$$

In [Section 6.5](#), it was suggested that the allowable voltage deviation allowed due to transient response is 18 mV. The max transient current is estimated at 1.5 A. So the impedance requirement is 18 mV / 1.5 Amps = 12 mΩ. The power plane also has some impedance. An estimate of 2 mΩ requires a total effective ESR of 10 mΩ. So the effective ESR of the bulk capacitors should not exceed this value. Multiple bulk capacitors in parallel helps to achieve this overall ESR.

The amount of the bulk capacitance is determined by the amount of time that the power regulator cannot respond to the power demand and the amount of power that needs to be delivered during this time. The maximum current change measurements have been made which show:

- Max current swing: 1.5 Amp

The decoupling caps provide the immediate current through the transition but the bulk capacitors need to supply this current until the voltage regulator can respond. A typical power regulator would have about a 10 KHz bandwidth with a large capacitive load (needed to maintain the 18 mV deviation). Assuming this bandwidth and a 1.5 A current transient, the minimum bulk capacitance needed is estimated at 1500 uF. So for this case the bulk capacitance needs to add up to 1500 uF and create an effective ESR of 10 mΩ. The capacitance may need to be further increased to cover temperature derating. Examples of suitable capacitors are shown in [Table 8](#).

Table 8. Bulk Capacitor Examples

Manufacturer	Type	Part Number	C	Vmax	ESR	QTY
AVX	Tantalum	TPSD337K004R0035	330 uF	4 V	35 mΩ	5
KEMET	Tantalum	T530X687M004ASE005	680 uF	4 V	5 mΩ	3
SANYO	POS-CAP	2R5TPD1000M5	1000 uF	2.5 V	5 mΩ	2

Capacitor selection should be done as shown above for the specific power supply implementation. If multiple C6455 devices are used on a single core power plane, the total capacitance could be reduced per device if the expectation was that the transients would not occur on all devices simultaneously.

6.6.2 Recommended Capacitance

Recommended capacitor selection is given in [Table 9](#) where it is also compared with the C6416T capacitor recommendations. The C6455 capacitor selection does not necessarily include power supply output capacitance. Output capacitors are provided along with the power supply reference designs.

Table 9. Capacitor Recommendations

Voltage Supply	C6455			Voltage Supply	C6416T		
	Capacitors	Total Capacitance	Description		Capacitors	Total Capacitance	Description
C _{VDD}	10 * 560 pF 20 * 100 nF 3 * 680 uF 2 * 22 uF	2084 uF	1.2 V Core	C _{VDD}	1 * 330 uF 32 * 100 nF	333.2 uF	Core
DV _{DD33}	16 * 560 pF 24 * 100 nF 1 * 330 uF	330 uF	3.3 V I/O	D _{VDD}	1 * 330 uF 32 * 100 nF	333.2 uF	I/O
DV _{DD18}	8 * 560 pF 12 * 100 nF 2 * 330 uF	661.2 uF	1.8 V I/O PLLs DLLs				
DV _{DD15}	4 * 560 pF 4 * 100 nF 2 * 10 uF	20.4 uF	RGMII				
DV _{DD12}	4 * 560 pF 8 * 100 nF 3 * 10 uF	30.8 uF	SRIO				

6.7 Discrete and Module Power Supply Solutions

TI can supply recommended power supply designs for discrete or module based solutions upon request.

6.8 Power Saving Options

6.8.1 Clock Gating unused Unused Peripherals

The C6455 can keep (or put) inactive/unused peripherals into a low power state. This capability is discussed in the C6455 data manual. All peripherals that are not enabled are clock gated in order to conserve power. After power-up, only those peripherals that are needed should be enabled.

Peripherals can also be disabled and put back into a lower power state. However, this should only be done if no accesses to the peripheral will occur. Once a peripheral has been disabled it cannot be re-enabled until after a reset.

6.8.2 Power Down Peripherals

Some peripherals that are disabled via the reset configuration can have their dedicated power planes be connected to V_{SS} . This achieves the lowest possible power dissipation. These peripherals are:

- SRIO: All SRIO power planes (DV_{DDRM} , DV_{DDR} , DV_{DD12} , AV_{DDA} , AV_{DDT}) connect to V_{SS}
- RGMII: DV_{DD15} , $V_{REFHSTL}$, RSV07, RSV08, RSV13, RSV14 connected to V_{SS}
- DDR2: $V_{REFSSTL}$, RSV11, RSV12 connect to V_{SS}

Connecting these interfaces to V_{SS} prohibits the use of boundary scan to test the signals on these interfaces.

For details on how to handle disabled peripherals, see the peripheral-specific chapters at the end of this document.

6.8.3 General Power Saving Techniques

The following are some additional methods for reducing power:

- Lower frequency operation means lower power. The core and peripherals should be operated at the lowest frequency that meets your requirements.
- SRIO link power does not scale linearly with data rate. So a single 3.125 Gbps link consumes less power than three 1.25 Gbps links. Generally, running fewer high speed links is more power efficient than multiple slower links.
- RGMII operation at 1.5 V has lower power consumption than at 1.8 V.

7 I/O Buffers

7.1 PTV Compensated Buffers

The impedance of I/O buffers is affected by process, temperature, and voltage. For some interfaces, these impedance changes can make it difficult to meet specifications across the full range of these parameters. For that reason, the C6455 uses PTV (process, temperature, voltage) compensated I/O buffers for critical interfaces. The PTV compensation works by adjusting internal impedances to nominal values based on external reference resistances. The interfaces that use PTV compensated I/O buffers and the details on the reference resistances are given in [Table 10](#).

Table 10. PTV Compensated Interfaces

Interface	Operating Voltage	Reference Resistance
PCI	3.3 V (DV_{DD33})	39 Ω resistor from RSV15 to GND 20 Ω resistor from RSV16 to DV_{DD33}
RGMII	1.5 V or 1.8 V (DV_{DD15})	200 Ω resistor from RSV13 to GND 200 Ω resistor from RSV14 to DV_{DD15}
DDR2	1.8 V (DV_{DD18})	200 Ω resistor from RSV11 to GND 200 Ω resistor from RSV12 to DV_{DD18}

The resistors used can be standard 5% tolerance.

7.2 I/O Timings

The I/O timings in the C6455 data manual are given for the tester test load. These timings need to be adjusted based on the actual board topology. In general, datasheet timings for interfaces that existed on the C6416T device have remained the same. However, some differences exist. For details, see the C6455 data manual. Since the C6455 is a completely new device, the nominal timings may be different than the C6416T and the I/O buffers may perform differently with a particular board topology. For these reasons, it is highly recommended that timing for all high speed interfaces (with the exception of DDR and SRIO) on a C6455 design be checked using IBIS simulations. For more details on performing IBIS simulations, see *Using IBIS Models for Timing Analysis* ([SPRA839](#)).

The clock for many peripherals is generated by a divide down from the CPU core clock. Since the CPU core clock is different than the C6416T, the divider and timings should be checked. This impacts the McBSP, EMIFA and Timer Peripherals.

7.3 External Terminators

The C6455 input/output (I/O) buffers have been modified for the new manufacturing process and have a different output impedance than those of the C6416T. For boards designed with the C6416T, termination resistor values should be checked by running IBIS simulations.

Series impedance is not always needed but is recommended for some interfaces to avoid over-shoot/under-shoot problems. Check the recommendations in the Peripherals chapters and/or perform IBIS simulations on the interface.

8 Peripheral Section

This section covers each of the C6455 peripherals/modules. This section is intended to be used in addition to the information provided in the C6455 data manual, the module guides provided for each of the peripherals and relevant application notes. The four types of documents should be used as follows:

- Data Manual: AC Timings, Register Offsets
- Module Guide: Functional Description, Programming Guide
- Applications Notes: System level issues
- This Chapter: Configuration, System level issues not covered in a separate application note, Differences to the C6416T

Each peripheral section includes recommendations on how to handle pins on interfaces that are disabled or for unused pins on interfaces that are enabled. Generally, if internal pull-ups or pull-downs are included the pins can be left floating. Any pin that is output only can always be floated. If internal pull-ups and pull-downs are not included normally pins can still be floated with no functional issues for the device. However, this normally does cause additional leakage currents which can be eliminated if external pull-ups or pull-downs are used. When pull-ups or pull-downs are used the leakage current is approximately 100 uA per pin. When the pins are floating the leakage can be several milliamps. Although the recommendations normally indicate using external pull-up resistors, pull-down resistors can also be used. The leakage is the same whether pull-ups or pull-downs are used. Connections directly to power or ground can be used only if the pins can be guaranteed to never be configured as outputs. Use of boundary scan normally drives all signals as outputs so direct connections to power or ground are not recommended if boundary scan is used.

If a peripheral is selected (via the configuration strapping) but not enabled (via the peripheral configuration register), then the I/Os can be treated the same as if the peripheral was not selected.

8.1 External Memory Interface (EMIFA)

Documentation for EMIFA:

- *TMS320C645x DSP External Memory Interface (EMIF) User's Guide* ([SPRU971](#))
- C6455 System Boot
- C6455 IBIS Model File
- *Using IBIS Modes for Timing Analysis* ([SPRA839](#))

8.1.1 Configuration of EMIFA

The EMIFA peripheral can be disabled using boot strapping options, as defined in the C6455 data manual. If the EMIFA is enabled via boot strapping, it still needs to be enabled via software after a reset.

The clock to be used for EMIFA can either be supplied externally to the AECLKIN pin or can be generated internally from the CPU core clock. The internally generated clock is referred to as SYSCLK4. After a reset, SYSCLK4 is CPU core clock / 8. The SYSCLK4 divider can be changed via software register accesses to PLL1.

If the EMIFA peripheral is not used, most EMIFA inputs can be left unconnected. Internal pull-up and pull-down resistors are included on this interface so leakage will be minimal. Some EMIFA signals are used for boot strapping options that are latched on the rising edge of $\overline{\text{POR}}$ (cold boot) or rising edge of $\overline{\text{RESET}}$ (warm boot). If these signals are connected to other components it is recommended to have 1K pull-up or pull-down resistors in order to make sure the boot strapping options are properly latched.

If only a portion of the peripheral is used, control pins that are not used should be pulled to a valid state and data pins that are not used can be left floating.

One of the boot modes is Boot over EMIF. In this mode, after reset the DSP immediately begins executing from the base address of CE3 in 8-bit asynchronous mode.

Note that all synchronous memories connected to the EMIF should have clock enable low during device power ramp and reset to avoid any inadvertent clocking of memories during power ramp and reset low. This can be done by having a weak pull-down resistor (i.e., 10K) on the CKE signals.

8.1.2 System Implementation of EMIFA

Generally, series resistors should be used on the EMIFA signals to reduce over-shoot and under-shoot. Generally acceptable values are 10, 22 or 33 Ω . To determine the optimum value simulations using the IBIS models should be performed to check for signal integrity and AC timings.

Significant signal degradation can occur when multiple devices are connected on the EMIFA. Simulations are the best mechanism for determining the best physical topologies and the highest frequency obtainable with that topology. Generally, a synchronous interface is best from a performance standpoint and an asynchronous interface has less performance but is easier to implement.

8.1.3 C6455 EMIFA vs C6416T EMIFA

Table 11 shows a comparison between the EMIFA features of the C6455 and the C6416T. The EDMA3 FIFO addressing mode is not supported so incrementing addressing is always used. This may require not connecting lower address lines when attaching a device with a FIFO interface to the C6455 EMIFA interface. The AC timings for the C6455 are similar to C6416T but there are some differences. To check AC timings, see the C6455 data manual.

Table 11. EMIFA Comparison: C6455 vs C6416T

	C6455	C6416T
Default Condition (if enabled)	Disabled	Enabled
Programmable Synchronous Mode (SBSRAM, ZBT, FIFO)	✓	✓
Asynchronous Mode (ROM, SRAM)	✓	✓
Addressable Ranges	64-bit: 8MB 32/16/8-bit: 4MB	64-bit: 8MB 32-bit: 4MB 16-bit: 2MB 8-bit: 1MB
ARDY Features	Can be disabled, polarity is programmable Lack of ARDY timeout supported, can generate interrupt	Always enabled and always active high Wait states can lock up the interface indefinitely
Support for late write SRAM	✓	
EMIF Boot Feature	(executes from CE3 space)	✓ (1K ROM copied to L2, then executed)
SDRAM Mode		✓
PDT Transfers		✓
Clocking Options	AECLKIN, SYSCLK4 (internal divider)	AECLKIN, Core clock/4, Core clock/6
Buffer Impedance	25 Ω (data and AECLKOUT) 50 Ω (control)	25 Ω

8.2 Host Port Interface (HPI) Memory Access

Documentation for HPI:

- *TMS320C645x DSP Host Port Interface (HPI) User's Guide* ([SPRU969](#))
- C6455 System Boot
- C6455 IBIS Model File
- Using IBIS Modes for Timing Analysis ([SPRA839](#))

8.2.1 Configuration of HPI

The HPI interface is multiplexed with the PCI interface. Selection between HPI and PCI is done via boot strapping and latched by reset. If HPI is selected, a second boot strapping options selects the HPI bus width as either 16 bit or 32-bit. The supported Boot over HPI option is selected by boot strapping as well. For details on the strapping options, see the C6455 data manual.

Internally the HPI module is clocked by SYSCLK3, which is CPU core clock / 6. Therefore, the maximum HPI timing is somewhat dependent on the CPU core clock frequency.

If neither HPI nor PCI is used, either PCI or HPI mode can be selected by the boot strapping and the signals may be no-connects (as long as the peripheral is not enabled via the peripheral configuration register). However, there may be additional power consumption when inputs are left floating. This can be avoided by putting pull-up resistors on unused inputs.

If only a portion of the interface is used (i.e., HPI16 mode), control signals should be pulled to an appropriate state and unused data signals can be left floating, although the power consumption will be higher than if external pull-ups are used on these data signals.

8.2.2 System Implementation of HPI

Generally, series resistors should be used on the HPI signals to reduce over-shoot and under-shoot to reduce EMI. Generally acceptable values are 10, 22 or 33 Ω . To determine the optimum value simulations using the IBIS models should be performed to check for signal integrity and AC timings.

Table 12. HPI Comparison: C6455 vs C6416T

	C6455	C6416T
Default condition (if selected)	Disabled	Enabled
Supports 16 and 32-bit widths	✓	✓
Supports Boot over HPI	✓	✓
HCNTL[1:0] states	00: HPIC access 01: HPID access (auto inc) 10: HPIA access 11: HPID access (fixed address)	00: HPIC access 01: HPIA access 10: HPID access (auto inc) 11: HPID access (fixed address)
Support for SW polling of HRDY		✓
Host can reset CPU core	✓	
Emulation Free/Soft bits	✓	

8.3 PCI Peripheral

Documentation for PCI:

- *TMS320C645x DSP Peripheral Component Interconnect (PCI) User's Guide* ([SPRUE60](#))
- C6455 System Boot
- C6455 IBIS Model File
- *Using IBIS Modes for Timing Analysis* ([SPRA839](#))

8.3.1 Configuration of PCI

The PCI interface is multiplexed with the HPI interface. Selection between HPI and PCI is done via boot strapping and latched by reset.

Due to other signal multiplexing, the enabling of PCI limits the Utopia interface to single PHY mode.

If PCI is selected, a second boot strapping option allows the PCI to get auto-initialized from an I2C ROM. The PCI auto-initialization table, if used, needs to be installed at offset 0x400 in the I2C ROM. This allows Boot over I2C ROM and PCI auto-initialization to both utilize the same EEPROM.

Another PCI strapping option selects between 33 MHz and 66 MHz PCI. This needs to be strapped based on the PCI clock rate being used.

The Boot over PCI option is selected by boot strapping as well.

For details on the strapping options, see the C6455 data manual.

If neither HPI nor PCI is used, either PCI or HPI mode can be selected by the boot strapping and the signals may be no-connects (as long as the peripheral is not enabled via the peripheral configuration register). However, there may be additional power consumption when inputs are left floating. This can be avoided by putting pull-up resistors on unused inputs.

If the peripheral is used but some control signals are not needed, these control signals should be pulled to an appropriate state.

8.3.2 System Implementation of PCI

When the PCI interface is enabled the following PCI signals should have pull-up resistors: PFRAME, PTRDY, PIRDY, PDEVSEL, PSTOP, PSERR, PPERR, and PINTA. Typical resistance values are 8.2K Ω but this is dependent on the number of loads. For details on determining the optimal pull-up value, see the PCI specification.

Operating PCI at 66 MHz has tight timing requirements and should only be implemented for point-to-point implementations.

The PCI specification gives sufficient guidelines that if followed, simulations are unnecessary. But if the PCI specification guidelines are not followed or there is something unique in the implementation, IBIS models are provided so simulations can be run.

8.3.3 C6455 PCI vs C6416T PCI

Table 13. PCI Comparison: C6455 vs C6416T

	C6455	C6416T
Default condition (if selected)	Disabled	Enabled
PCI Conformance	PCI Specification Revision 2.3	PCI Specification Revision 2.2
Operating Frequency	33 MHz or 66 MHz	33 MHz
PCI Auto-Initialization Interface	I2C ROM	McBSP to SPI ROM
Target Window (outbound transfers)	32 8MB programmable target windows mapped to DSP memory space.	1 fixed target window. Maximum of single 64MB transfer.
Target Window (inbound transfers)	6 base programmable windows unlimited access range.	3 fixed base addresses
Supports Boot over PCI	✓	✓

8.4 Multichannel Buffered Section Port (McBSP)

Documentation for McBSP:

- *TMS320C6000 DSP Multichannel Buffered Serial Port (McBSP) Reference Guide* ([SPRU580](#))
- C6455 IBIS Model File
- *Using IBIS Modes for Timing Analysis* ([SPRA839](#))

8.4.1 Configuration of McBSP

A boot strapping option selects between multichannel buffered serial port (McBSP1) and general-purpose input/output (GPIO) pins. After a reset, software must enable the McBSP interface(s).

The McBSP module receives SYSCLK3 as its input clock, which runs at the CPU core clock / 6. The McBSP port clocks can either be driven by an external clock (CLKS) or by an internal clock which is derived from SYSCLK3. There is only one CLKS input that supplies both McBSP ports, but both ports can individually be programmed to use internal or external (CLKS) clocks.

If the internal clock is selected, the minimum divisor is /2. For example, if the core clock is 1 GHz then SYSCLK3 is 166 MHz and the maximum McBSP clock is 83 MHz.

If a McBSP port is not used or some of the signals are not used, the pins can be left unconnected since internal pull-ups/downs are included. The CLKS also has an internal pull-down so that it may be left unconnected if not used.

8.4.2 System Implementation of McBSP

The maximum McBSP performance is achievable only when using source synchronous modes and point-to-point connections. In this case, series resistance should be used to reduce over/under-shoot. Generally acceptable values are 10, 22 or 33 Ω. To determine the optimum value simulations using the IBIS models should be performed to check signal integrity and AC timings.

Multiple DSPs can be connected to a common McBSP bus using TDM mode. The additional loads require a reduction in the operating frequency. Also, the specific routing topology becomes much more significant as additional DSPs are included. The way to determine the best topology and maximum operating frequency are by performing IBIS simulations.

TI performed simulations on an eight C6455 topology and the best routing topology for this is shown in Figure 12 . This topology was able to operate with a 10 MHz McBSP clock.




Figure 12. McBSP 8 Load Routing Topology

8.4.3 C6455 McBSP vs C6416T McBSP

All the same McBSP modes are available on the C6455 as the C6416T. The differences between the McBSP implementations are highlighted in Table 14.

Table 14. McBSP Comparison: C6455 vs C6416T

	C6455	C6416T
Default condition (if selected)	Disabled	Enabled
Number of McBSP ports	2	3
CLKS per McBSP port	No, one CLKS for both ports	Yes
Minimum clock period (CLKR/X)	6 * core clock period or 10ns (whichever is greater)	6.67 ns (based on internal speeds)
McBSP used for PCI auto-initialization	No, I2C is used	Yes, McBSP2 is used

8.5 Enhanced VCP

Documentation for VCP2:

- *TMS320C645x DSP Viterbi-Decoder Coprocessor 2 (VCP2) Reference Guide* ([SPRU972](#))

8.5.1 Configuration of VCP2

The viterbi-decoder coprocessor 2 (VCP2) needs to be enabled via software after a reset.

The VCP2 operates at CPU core clock / 3.

8.5.2 C6455 VCP2 vs C6416T VCP

The VCP2 is backwards compatible with the C6416T VCP and it is enhanced in terms of performance (data throughput), programmability and usability (bug fixes).

For details on migrating from VCP to VCP2, see the migration document listed above. For a summary of the changes refer to [Table 15](#), [Table 16](#), and [Table 17](#).

Table 15. VCP2 Summary of Changes on C6455

Feature	C6416T VCP	C6455 VCP2	Impact
VCP Clock	CPU Core Clock/4	CPU Core Clock/3	Increased data rate
Branch Metric Resolution	7-bits	8-bits	Increased dynamic range
FMAXI FMAXS FMINS Y-Bit	Only valid for (R + C) % = 4	Valid for all frame lengths	Feature usable for most frame lengths
Traceback Soft Decision RAM	1024 x 96	2048 x 64-bits	Longer sliding windows in soft decision mode
Output FIFO RAM	32 x 64	64 x 64	
Soft Decision Resolution	12-bits	8-bits	
Hard Decision Ordering	Oldest bit is in the MSB	Programmable	More flexibility
Debugging Features	Pause	Pause after each sliding window	Better visibility
Emulation Control	NO	Full Emulation Control	Better visibility for System Debug
HIU/EDMA Interface	Shared HIU 64-bits	Dedicated 64-bit bridge	Reduced EDMA transfer time
RAMs Sleep Mode	NO	YES	More Power Efficient
VCP Errata	See the latest C6416 errata sheet	All critical errata corrected	Usability improvement
Chip Support Library	Available today	Backwards compatible with C6416	Reduce migration effort

Table 16. VCP2 Usage Change on C6455

Feature	C6416T VCP	C6455 VCP2	Impact
Added in 1/4 buffer events	1/2 buffer events	1/4 buffer events and 1/2 buffer events	Flexibility
Memory Map	Yes	Yes - Modified	Coding Migration

Table 17. VCP2 Register Changes on C6455

Feature	C6416T VCP	C6455 TCP2	Impact
VCPIC 3-5	Yes	Modified	Coding Migration
VCP Output Register 0-1 (VCPSTAT0)	Yes	Modified	Coding Migration
VCP Status Register 0 (VCPSTAT0)	Yes	Modified	Coding Migration
VCP Error Register (VCPERR)	Yes	Modified	Coding Migration
VCP Endian Register	Yes	Modified	Coding Migration
VCP Execution Register (VPCEXE)	Yes	Modified	Coding Migration
Peripheral Identification Register (PID)	Yes	Modified	Coding Migration
VCP Emulation Control Register (VCPEMU)	Yes	Modified	Coding Migration

8.6 Enhanced TCP

Documentation for TCP2:

- *TMS320C645x DSP Turbo-Decoder Coprocessor 2 (TCP2) Reference Guide* ([SPRU973](#))

8.6.1 Configuration of TCP2

The turbo-decoder coprocessor 2 (TCP2) needs to be enabled via software after a reset.

The TCP2 operates at CPU core clock frequency / 3.

8.6.2 C6455 TCP2 vs C6416T TCP

The TCP2 is backwards compatible with TCP and it is enhanced in terms of performance (data throughput), programmability and usability (bug fixes).

For details on migrating from TCP to TCP2, see the migration document listed above. For a summary of the changes refer to [Table 18](#), [Table 19](#), and [Table 20](#).

Table 18. TCP2 Summary of Changes on C6455

Feature	C6416T TCP	C6455 TCP2	Impact
TCP Clock	CPU Core Clock/2	CPU Core Clock/3	Reduced decoding time
Prolong Reduction	NO	YES	
Standalone Frame Size	5114	20730	
Code Rates	1/2, 1/3, 1/4	1/2, 1/3, 1/4, 3/4, 1/5	Increased Programmability
Input Formats	8-bit, depends on code rate	6-bit, always assumes 1/5	Memory efficiency
Input Sign	Not Programmable	Programmable	Offloads DSP CPU
Stopping Criterion	SNR	SNR or CRC	BER improvement Offloads DSP CPU
Re-Encoding	NO	YES	Offloads DSP CPU
Log Equation	Max	Max and Max	Programmability
Interleaver Load	Before decoding	Concurrently with first MAP	Reduced latency
Hard Decision Ordering	Oldest bit is in the MSB	Programmable	Programmability
Decoding Features	Pause	Pause after each MAP, Emulation Support	Better visibility
Extrinsic Scaling	NO	YES, used in max-log-map	Better BER
HIU/EDMA Interface	Shared HIU 64-bits	Dedicated 64-bit bridge	Reduced EDMA transfer time
Memory Sleep Mode	NO	YES	Power efficient

Table 18. TCP2 Summary of Changes on C6455 (continued)

Feature	C6416T TCP	C6455 TCP2	Impact
TCP Errata	See errata sheet	All critical errata corrected	Usability improvement
Chip Support Library	Available today	Backwards compatible with C6416	Reduced migration effort

Table 19. TCP2 Usage Change on C6455

Feature	C6416T TCP	C6455 TCP2	Impact
Memory Map	Baseline	Modified	Coding Migration

Table 20. TCP2 Register Changes on C6455

Feature	C6416T TCP	C6455 TCP2	Impact
TCPIC 0-11	YES	YES-Modified	Coding Migration
TCPIC 12-15 (Extrinsic Scaling Registers)	NO	YES	Coding Migration
TCPOUT 0	YES	YES - Modified	Coding Migration
TCPOUT 1- 2	NO	YES	Coding Migration
TCPEXE TCPEND TCPERR TCPSTAT	YES	YES - Modified	Coding Migration
Peripheral ID Register	NO	YES	Coding Migration

8.7 GPIO/Device Interrupts

Documentation for GPIO/Interrupts:

- *TMS320C645x DSP Inter-Integrated Circuit (I2C) Module User's Guide* ([SPRU974](#))
- C6455 IBIS Model File
- *Using IBIS Modes for Timing Analysis* ([SPRA839](#))

8.7.1 Configuration of GPIO/Interrupts

All GPIOs are multiplexed with other peripherals except for GP4 – GP7. The availability of the other GPIOs is dependent on which peripherals are selected by boot strapping. For details on multiplexing options and how to select GPIOs, see the C6455 data manual.

All GPIOs that are selected by boot strapping, as well as GP4 – GP7, need to be enabled via software before they can be configured. All GPIOs default to inputs.

All GPIOs can be used as interrupts and/or EDMA events. The GPIO module operates at CPU core / 6.

The fastest a GPIO can be switched is at half this rate. For example, at a CPU core frequency of 1GHz the GPIO module clock is 166MHz and the max GPIO clock switching rate is 83MHz (or a max clock rate of 41.5MHz).

All GPIOs except GP2 and GP12-GP15 have internal pull-down resistors, so these can be left un-connected if not used. GP2 and GP12-GP15, if selected as GPIOs, can be left floating with a power consumption penalty versus having external pull-up or pull-down resistors.

8.7.2 System Implementation of GPIO/Interrupts

It is recommended that GPIO's used as outputs have a series resistance (22 or 33 Ω being typical values). The value (or need) for the series resistor can be determined by simulating with the IBIS models.

If a GPIO needs to default to a particular state (low or high), an external resistor should be used. A pull-up value of 1K is recommended to make sure that it over-rides the internal pull-down present on some GPIOs.

GP0, GP1 and GP3 have output current ratings, I_{ol} / I_{oh} , of 8mA / -8mA making them more suitable for directly driving some LEDs as opposed to all other GP pins which have 4mA / -4mA output current ratings.

8.7.3 C6455 GPIO/Interrupt vs C6416T GPIO/Interrupt

Table 21. GPIO/Interrupt Comparison: C6455 vs C6416T

	C6455	C6416T
Default condition (if selected)	Disabled	Enabled
All GPIOs can generate Interrupts/EDMA Events	Yes	No, only GP0 and GP4-GP7

8.8 Timers

Documentation for Timers:

- *TMS320C645x DSP 64-Bit Timer User's Guide* ([SPRU968](#))
- *Using IBIS Modes for Timing Analysis* ([SPRA839](#))

8.8.1 Configuration of Timers

There are two timer peripherals: Timer0 and Timer1. Each timer needs to be enabled via software after a reset before it can be used.

Each timer can be configured as a single 64-bit timer or as two 32-bit timers. There is an external timer input signal and an external timer output signal for each timer. When a timer is used as two 32-bit timers, the timer input and output can only be used with the lower 32-bit timer.

The timer module is clocked from CPU core clock frequency / 6. The timer input clock can be configured to use the external timer input signal, the internal timer module clock (CPU core clock / 6) or as a gated internal clock where the external timer input signal is used to gate the internal timer module clock.

If the external timer signals are not used, the pins can be left unconnected and the internal pull-downs will bring the input to a low state.

In addition to the timer peripherals, the CPU has a 64-bit free running counter that advances each CPU clock after counting is enabled. The counter is accessed using two 32-bit read-only control registers in the CPU. For more details on this timer, see the Time Stamp Counter Registers described in the *TMS320C64x/C64x+ DSP CPU and Instruction Set Reference Guide* ([SPRU732](#)).

8.8.2 System Implementation of Timers

It is recommended that the external timer signals use series resistance (22 or 33 Ω being typical values). The value (or need) for the series resistor can be determined by simulating with the IBIS models.

External timer input signals are synchronized to the internal timer clock. Since the timer operates at CPU core / 6, the timer input can be delayed from the timer input as much as one CPU core / 6 period.

8.8.3 C6455 Timers vs C6416T Timers

Table 22. Timer Comparison: C6455 vs C6416T

	C6455	C6416T
Default condition (if selected)	Disabled	Enabled
Number of Timer modules	2	3
Timer size (each)	1 @ 64-bits, 2@ 32-bits	32 bits
Watchdog functionality	Yes	No
Internal Timer clock frequency	CPU core clock / 6	CPU core clock / 8
64 bit free running CPU counter	Yes	No

8.9 EDMA3

Documentation for EDMA3:

- *EDMA v3.0 (EDMA3) Migration Guide for TMS320C645x DSP* ([SPRAAB9](#))
- *TMS320C645x DSP Enhanced DMA (EDMA3) Controller User's Guide* ([SPRU966](#))

8.9.1 Configuration of EDMA3

The EDMA is enabled after a reset.

The EDMA is clocked at CPU core clock / 3.

8.9.2 System Implementation

Configuration across the EDMA may not take affect immediately. To make sure that a peripheral configuration has completed before accessing that peripheral, it is recommended to setup an interrupt to occur after the DMA has completed. After the interrupt is asserted the peripheral can be accessed.

8.9.3 C6455 EDMA3 vs C6416T EDMA

The FIFO addressing mode of the EDMA3 channel controller is not supported by any of the peripherals on the C6455 device, therefore, increment addressing mode should always be used. The migration document referenced above gives a complete overview of the differences between the C6455 and the C6416T EDMA implementations.

8.10 Inter-Integrated Circuit (I2C)

Documentation for I2C:

- *TMS320C645x DSP Inter-Integrated Circuit (I2C) Module User's Guide* ([SPRU974](#))
- C6455 System Boot
- C6455 IBIS Model File
- *Using IBIS Modes for Timing Analysis* ([SPRA839](#))
- Philip's I2C Version 2.1 Specification:
http://www.semiconductors.philips.com/acrobat_download/literature/9398/39340011.pdf

8.10.1 Configuration of I2C

The I2C peripheral needs to be enabled via software before use. The input clock for the I2C module is core clock / 6. There is a prescaler in the I2C module that needs to be setup to reduce this frequency to an internal module clock of 7 MHz to 12 MHz.

If the I2C signals are not used, the SDA and SCL pins can be left floating. This does cause a slight increase in power due to leakage which can be avoided by having pull-up resistors.

8.10.2 System Implementation of I2C

External pull-up resistors to 3.3 V are needed on the I2C signals (SCL, SDA). The recommended pull-up value is 4.7K Ω .

Multiple I2C devices can be connected to the interface, but the speed may need to be reduced (400 KHz is the maximum) if many devices are connected.

8.11 Ethernet Media Access Controller

Documentation for Ethernet Media Access Controller (EMAC):

- *TMS320C645x DSP EMAC/MDIO Module Reference Guide* ([SPRU975](#))
- C6455 System Boot
- C6455 IBIS Model File
- *Using IBIS Modes for Timing Analysis* ([SPRA839](#))

8.11.1 Configuration of EMAC, MII, and MDIO

The EMAC interface MII/RMII/GMII signals are multiplexed with the Utopia interface, so only RGMII is available if the Utopia interface is also used. When EMAC is enabled, the MDIO interface is always enabled. Two other strapping bits are used to select the MII mode (MII, GMII, RMII, RGMII). The MII, GMII and RMII share interface pins. The RGMII uses HSTL buffers and therefore has its own interface. There are two sets of MDIO interfaces (LVCMOS and HSTL). If MII, GMII or RMII are selected the LVCMOS MDIO interface (MDCLK, MDIO) is used. If RGMII is selected the HSTL MDIO interface (RGMDCLK, RGMDIO) is used.

Even if EMAC is enabled by boot strapping, it still must be enabled via software before it can be accessed.

The EMAC RMII, GMII, and RGMII require specific clock frequencies from PLL2 and, therefore, require that CLKIN2 be 25 MHz. In silicon version 2.0 and beyond RMII will no longer use the PLL2 output. MII mode does not use the PLL2 output.

The RGMII interface HSTL buffers can either be operated at 1.5 V or 1.8 V. This is done by powering the DV_{DD15} at either 1.5 V or 1.8 V. Operation at either of these voltages uses the same AC timings. 1.8 V operation consumes slightly more power than 1.5 V, but eliminates the need for creation of a separate 1.5 V supply. V_{REFHSTL} is generated using a resistor divider from DV_{DD15} and, therefore, scales correctly.

In RGMII mode, the MDIO signals run at the same HSTL voltage as the RGMII signals.

For LVCMOS EMAC signals that are not used, these can either be left floating or pulled high. If left floating, some additional power is drawn due to leakage through the I/O buffers. If RGMII is not used, the RGMII specific power planes should be connected to GND:

- V_{REFHSTL}, DV_{DD15}, RSV07, RSV08, RSV14. If RGMII power planes are connected to GND all RGMII signals (including RGMDIO and RGMDCLK) should be no-connects.
CLKIN2 should not be left floating and should be pulled to GND if not needed.

8.11.2 System Implementation of MII

For termination, follow the switch/ PHY recommendations. If none are provided, it is recommended to use series resistance termination. Typical values of 22 Ω or 33 Ω are normally adequate but IBIS simulations can be used to verify the best value with a specific board implementation. All MII connections should be point-to-point only.

8.11.2.1 RMII Implementation

In silicon version 1.1 the RMII interface supplies the 50 MHz RMII reference clock as an output. This needs to be connected to the reference clock input of the connected RMII device. There is no guaranteed timing relationship between the CLKIN2 25 MHz clock and this RMII reference clock. Therefore, it cannot be assumed that aligning CLKIN2 to multiple C6455 devices results in aligned RMII interfaces.

In silicon version 2.0, the RMI reference clock is an input. An external clock source should provide an aligned reference clock to the C6455 RMI reference clock input and to the RMI device connected to the other side of the interface.

For details, see the latest C6455 errata sheet.

8.11.2.2 RGMII Implementation

The RGMII interface is compliant with the RGMII version 2.0 specification found at the following link:
http://www.hp.com/rnd/pdfs/RGMIIv2_0_final_hp.pdf

The electrical signaling is compatible to JEDEC specification JESD8-6:
<http://www.jedec.org/download/search/jesd8-6.pdf>


Although the JEDEC specification specifically details 1.5 V HSTL signaling, the C6455 and most other RGMII v2.0 devices support operation at 1.8 V. Some devices support RGMII v1.3 (LVCMOS levels) but not RGMII v2.0 levels. Information on how to do voltage translation from the C6455 1.5 V/1.8 V interface to an LVCMOS 2.5 V/3.3 V interface that operates at Gigabit speeds (125 MHz) is given in the [Appendix A](#).

The RGMII interface operates at 125 MHz and clocks data on both edges of the clocks. This connection should be routed with high-speed interface routing rules. The RGMII specification provides timing information at both the receiver and the transmitter. Due to board topology, you must verify that the timing variations are not more than allowed by the RGMII specification. C6455 HSTL IBIS models are provided to aid in this analysis.

The C6455 implements an internal delay (referred to as RGMII-ID in the RGMII specification) on the transmit signals but not on the receive signals. So the connected device should use normal mode on the transmit side (no delay) and internal delay mode on the receive side. If the connected device does not support internal delay on the receive side, the proper delay needs to be created at the board level by routing the RXC signal longer than the receive data signals. The RGMII specification calls for this trace delay to be between 1.5 nS and 2.0 nS. Assuming a trace flight time of 170 pS/inch, the clock should be routed about 10.3 inches longer than the data and control. Flight time is dependent on board stackup and this length should be adjusted for the flight time of the specific board design.

The C6455 silicon version 1.1 RGMII implementation relies on the in-band signaling as defined in section 3.4.1 of the RGMII v2.0 specification in order to get link status, link speed and duplex information. Until link status *UP* is indicated on this in-band signaling, the C6455 will not transmit. Therefore, it is required that the connected device support the transmission of all the in-band signaling and that this feature is enabled before attempting to use the RGMII interface. Silicon version 2.0 offers a feature to force the internal state of: link status, link speed, and duplex so that the in-band signaling will not be required.

Some RGMII v2.0 devices have the MDIO interface implemented as 2.5 V/3.3 V LVCMOS. If RGMII is selected on the C6455 only the HSTL MDIO interface is active. The circuit shown in [Figure 13](#) has been used for this purpose. For more information and additional voltage translation options, see [Selecting the Right Level Translation Solution \(SCEA035\)](#).


Figure 13. HSTL to LVCMOS Translation

8.12 UTOPIA

Documentation for UTOPIA:

- *TMS320C645x DSP Universal Test & Operations PHY Interface for ATM 2 (UTOPIA2) UG* ([SPRUE48](#))
- C6455 System Boot
- C6455 IBIS Model File
- *Using IBIS Modes for Timing Analysis* ([SPRA839](#))

8.12.1 Configuration of UTOPIA

The Utopia interface is multiplexed with EMAC MII interfaces (except RGMII). So if Utopia is enabled, only the RGMII interface is available for EMAC. Some Utopia address lines are multiplexed with PCI signals. If PCI and Utopia are both enabled, Utopia will operate in single PHY mode only. Boot strapping options are used to select the state of the Utopia, EMAC and PCI interfaces. For more details, see the C6455 data manual.

The Utopia RX and TX clocks are supplied externally and supports clock rates up to 50 MHz.

If the Utopia interface is selected, software needs to enable it after reset release before it is accessible.

If the Utopia interface is not enabled, the input pins can be unconnected (floating) but this will result in some additional power due to leakage. This power can be minimized by adding external pull-ups.

If the Utopia interface is enabled but some inputs are not used, external pull-ups or pull-downs are needed to put these inputs into valid states.

8.12.2 System Implementation of Utopia

The Utopia interface can support multiple devices on the same bus using multi-PHY mode.

The 50 MHz operation should not be an issue in a point-to-point connection. However, if multiple devices are loaded on the bus, operation at 50 MHz may not be possible. It is recommended to run IBIS simulations to check the signal integrity and maximum operating frequency for a particular board topology.

8.12.3 C6455 Utopia vs C6416T Utopia

The same Utopia module is in the C6455 as the C6416T. There should be no differences in the implementations other than the method for configuring the peripheral.

8.13 Serial Rapid I/O (SRIO)

Relevant documentation for SRIO:

- *TMS320C645x DSP Serial Rapid I/O User's Guide* ([SPRU976](#))
- *Implementing Serial Rapid I/O PCB layout on a TMS320C6455 Hardware Design* ([SPRAAA8](#))
- C6455 System Boot
- C6455 SRIO/DDR Example Schematics

8.13.1 Configuration of SRIO

Since the SRIO port is not multiplexed with other peripherals, there is no boot strapping option to enable/disable the SRIO port. SRIO, as with all peripherals, defaults disabled and must be enabled by software before use.

There are four SRIO lanes. These can be configured for operation as a single 4x link or as 4 separate 1x links.

SRIO requires a dedicated differential reference clock: RIOCLK, $\overline{\text{RIOCLK}}$. Recommended frequencies for this clock are 125 MHz and 156.25 MHz. The SERDES (serializer/deserializer) used in the SRIO solution has a PLL that needs to be configured based on this reference clock and the desired link rate. Link rates can be full, half or quarter rate relative to the PLL frequency. Refer to [Table 23](#) for PLL multiplier settings relative to link rate.

Table 23. SRIO PLL Multiplier Settings

Reference Clock	PLL Multiplier	Full Rate	Half Rate	Quarter Rate
125 MHz	12.5	3.125 Gbps	Not used	Not used
125 MHz	10	2.5 Gbps	1.25 Gbps	Not used
156.25 MHz	10	3.125 Gbps	Not used	Not used
156.25 MHz	8	2.5 Gbps	1.25 Gbps	Not used

It is possible to configure the C6455 to boot load application code over the SRIO interface. Boot over SRIO is a feature that is selected using boot strapping options. For details on boot strapping options, see the C6455 data manual.

If the SRIO peripheral is not used, the SRIO reference clock inputs and SRIO link pins can be left floating. SRIO power planes can be connected to GND in order to reduce power. These power planes are:

- DV_{DDR1} , DV_{DDR} , DV_{DD12} , AV_{DDA} , AV_{DDT}

If the SRIO peripheral is enabled but not all links are used, the pins of unused links can be left floating and no terminations are needed.

8.13.2 System Implementation of SRIO

For information regarding supported topologies and layout guidelines, see *Implementing Serial Rapid I/O PCB layout on a TMS320C6455 Hardware Design* ([SPRAAA8](#)).

Suggestions on SRIO reference clocking solutions can be found in [Section 5.3.3](#).

SRIO power planes and power filtering requirements are covered in [Section 5.3.3](#).

8.14 DDR2

Relevant documentation for DDR2:

- *TMS320C645x DSP DDR2 Memory Controller User's Guide* ([SPRU970](#))
- *Implementing DDR2 PCB Layout on the TMS320C6455* ([SPRAAA7](#))
- C6455 SRIO/DDR Example schematics
- JEDEC JESD79-2A: <http://www.jedec.org/download/search/JESD79-2A.pdf>

8.14.1 Configuration of DDR2

The DDR2 peripheral is enabled/disabled using boot strapping, as defined in the C6455 data manual. If it is enabled, it still needs to be enabled via software after a reset.

The DDR2 clock is derived from PLL2, which uses the CLKIN2 reference clock. The DDR2 clock is 10x the CLKIN2 frequency (25 MHz CLKIN2 runs the DDR clock at 250 MHz). The CLKIN2 range supports a range of DDR2 operating frequencies, up to 533 MHz (CLKIN2 = 26.7 MHz). PLL2 is used for some of the EMAC MII modes, specifically RMII, GMII, and RGMII. When these MII modes are selected CLKIN2 must be 25 MHz.

If the DDR2 peripheral is disabled all interface signals can be left floating since the input buffers are disabled when the peripheral is disabled. CLKIN2 should have an external pull-down if not used. Note that the DDR PLL voltages AV_{DLL1} and AV_{DLL2} are required to be at 1.8 V even if DDR is not needed but the filter circuit can be omitted.

If the DDR2 is operated in 16-bit mode, the upper DDR2 bi-directional pins should be pulled to valid states. $DSDDQS2$, $DSDDQS3$, and $DED[31:16]$ should have pull-up resistors to DV_{DD18} . $\overline{DSDDQS2}$ and $\overline{DSDDQS3}$ should have pull-downs to GND.

8.14.2 System Implementation of DDR2

For information regarding supported topologies and layout guidelines, see *Implementing DDR2 PCB Layout on the TMS320C6455* ([SPRAAA7](#)).

Suggestions on CLKIN2 reference clocking solutions can be found in [Section 6.1](#).

DDR power planes and power filtering requirements are covered in [Section 5.3.2](#).

8.15 JTAG/Emulation

Relevant documentation for JTAG/Emulation:

- *60-Pin Emulation Header Technical Reference* ([SPRU655](#))
- TMS320C6455 BSDL file

8.15.1 Configuration of JTAG/Emulation

The JTAG interface can be used for boundary scan and emulation. The boundary scan implementation is compliant to both IEEE 1149.1 and 1149.6 (for Serial RapidIO ports). Boundary scan can be used regardless of the device configuration.

As an emulation interface, the JTAG port can be used in various modes:

- Standard emulation: requires only 5 standard JTAG signals
- HS-RTDX emulation: requires 5 standard JTAG signals plus EMU0 and EMU1. EMU0 and EMU1 are bidirectional in this mode.
- Trace port: the trace port allows real-time dumping of certain internal data. The trace port uses the EMU18:0 pins to output the trace data, however, the number of pins used is configurable.

Emulation can be used regardless of the device configuration.

For supported JTAG clocking rates (TCLK), see the C6455 data manual. The EMU18:0 signals can operate up to 166 Mbps, depending on the quality of the board level implementation.

Any unused emulation port signals can be left floating.

8.15.2 System Implementation of JTAG/Emulation

For most system level implementation details, see the Emulation Header Technical Reference document.

For a single DSP connection where the trace feature will not be used, a non-buffered implementation can be used if the connections are made per the *Emulation and Trace Headers Technical Reference Manual* ([SPRU655](#)). If the trace is used, the JTAG signals should be buffered and TCLK and RTCLK should be buffered separately.

If multiple DSPs are included on the board and a chained JTAG interface is desired, the suggested implementation is to use a single 60 pin header with the following connections:

- Buffer and daisy chain the TDI and TDO
- Buffer and connect TCLK, TMS and TRST to all DSPs. RTCLK should be buffered separately from TCLK.
- Connect EMU0 and EMU1 to all DSPs (do not buffer)
- Connect EMU18:2 to one of the DSPs (the one that is traced)

No external pull-ups/downs are needed since there are internal pull-ups/downs on all emulation signals.

The June 2004 version of the *60-Pin Emulation Header Technical Reference* (SPRU655) document indicates that there should be a 100KΩ resistor between the TVD pin and the devices JTAG I/O voltage. This value results in a significant voltage drop with some emulators, so the resistor should be 1KΩ instead.

It is not recommended to add both a 60-pin header and a 14-pin header due to signal integrity concerns. 60-pin to 14-pin adapters are available to allow connection to emulators that only support the 14-pin connector.

8.15.3 C6455 JTAG/Emulation vs C6416T JTAG/Emulation

Table 24. JTAG/Emulation Comparison: C6455 vs C6416T

	C6455	C6416T
TRST is fully asynchronous	Yes	No
Advanced Emulation pins	19	2
Trace support	Yes	No

9 References

The following is a list of available documents relevant to a C6455 based design:

- Data Manual
 - *TMS320C6455 Fixed-Point Digital Signal Processor*, ([SPRS276](#)). Referred to in this document as the C6455 data manual.
- Erratas
 - *TMS320C6455/54 Digital Signal Processor Silicon Revisions 2.1, 2.0, 1.1* ([SPRZ234](#))
- User Guides / Reference Manuals
 - *TMS320C64x/C64x+ DSP CPU and Instruction Set Reference Guide* ([SPRU732](#))
 - *TMS320C64x+ Megamodule Reference Guide* ([SPRU871](#))
 - *TMS320C64x+ DSP Cache User's Guide* ([SPRU862](#))
 - *TMS320C6000 Programmer's Guide* ([SPRU198](#))
 - *TMS320C645x DSP Software-Programmable Phase-Locked Loop (PLL) Controller UG* ([SPRUE56](#))
 - *TMS320C645x DSP External Memory Interface (EMIF) User's Guide* ([SPRU971](#))
 - *TMS320C645x Bootloader User's Guide* ([SPRUEC6](#))
 - *TMS320C6455 Preliminary Power Consumption Summary*
 - *TMS320C645x DSP Host Port Interface (HPI) User's Guide* ([SPRU969](#))
 - *TMS320C645x DSP Peripheral Component Interconnect (PCI) User's Guide* ([SPRUE60](#))

- *TMS320C6000 DSP Multichannel Buffered Serial Port (McBSP) Reference Guide* ([SPRU580](#))
- *TMS320C645x DSP Viterbi-Decoder Coprocessor 2 (VCP2) Reference Guide* ([SPRU972](#))
- *TMS320C645x DSP Turbo-Decoder Coprocessor 2 (TCP2) Reference Guide* ([SPRU973](#))
- *TMS320C645x DSP Inter-Integrated Circuit (I2C) Module User's Guide* ([SPRU974](#))
- *TMS320C645x DSP 64-Bit Timer User's Guide* ([SPRU968](#))
- *TMS320C645x DSP Enhanced DMA (EDMA3) Controller User's Guide* ([SPRU966](#))
- *TMS320C645x DSP Inter-Integrated Circuit (I2C) Module User's Guide* ([SPRU974](#))
- *TMS320C645x DSP EMAC/MDIO Module Reference Guide* ([SPRU975](#))
- *TMS320C645x DSP Universal Test & Operations PHY Interface for ATM 2 (UTOPIA2) UG* ([SPRUE48](#))
- *TMS320C645x DSP Serial Rapid I/O User's Guide* ([SPRU976](#))
- *TMS320C645x DSP DDR2 Memory Controller User's Guide* ([SPRU970](#))
- *High Speed DSP Systems Design Reference Guide* ([SPRU889](#))
- *Emulation Header Technical Reference* ([SPRU655](#))
- Application Notes
 - *EDMA v3.0 (EDMA3) Migration Guide for TMS320C645x DSP* ([SPRAAB9](#))
 - *Implementing Serial Rapid I/O PCB Layout on a TMS320C6455 Hardware Design* ([SPRAAA8](#))
 - *Implementing DDR2 PCB Layout on the TMS320C6455* ([SPRAAA7](#))
 - *Using IBIS Models for Timing Analysis* ([SPRA839](#))
 - *TMS320C6455/C6454 Power Consumption Summary* ([SPRAAE8](#))
- Misc
 - C6455 IBIS Model File
 - TMS320C6455 BSDL file

Appendix A C6455 RGMII 1.5 V/1.8 V to 2.5 V/3.3 V Translation

The C6455 device includes a variable voltage RGMII for connection to a gigabit-capable Ethernet switch or PHY. The C6455 interface can be configured to run at either 1.5 V or 1.8 V I/O; controlled directly by the voltage applied to the DV_{DD15} pins of the device (see the device data manual). These rails are compliant with the RGMII specification; however, in practice it has been found that in many cases a level translation is required between industries offering for Ethernet switch connections, which are slightly slower in migration to these lower voltage nodes.

Voltage translation of the RGMII interface is a somewhat complicated task, inasmuch as the interface must be level-translated but still support dual-data rates at up to 125 MHz operation. This can be very difficult to achieve using standard LVCMOS-type buffers for two reasons. First, such buffers often add up to 4 ns propagation delay to the buffered signals, making timing margins exceptionally small at the 125 MHz rate. Second, such buffers often provide little to no guarantee of relative propagation delays across buffers in the same device and further specify all timings with only a single output switching, which is not realistic in a gigabit Ethernet application.

As an alternative to the LVCMOS type buffers, a good solution can be found using TVC-type buffers or CBT buffers in a TVC configuration. Texas Instruments has an excellent application report describing the configuration, *Selecting the Right Level Translation Solution (SCEA035)*. An example of this application is shown in Figure 14 using a CBT3245 in a TVC voltage-clamp configuration. The CBT3245 is an 8 in/out buffer, making it a nice fit for the six lines requiring translation in a single direction of a gigabit Ethernet application. Using this solution, two CBT3245s can be used: one for transmit, one for receive to complete the translation.




Figure 14. RGMII Voltage Level Translation Circuit

The CBT and TVC families of buffers are excellent in this application. Both are simple FET switches, which offer sub-ns propagation delays. Because each FET switch is independent, the relative delays are matched very closely because process variations affect all switches equally. Unlike LVCMOS buffers, these switches offer no additional current drive, however, since gigabit Ethernet connections are simple point-point connections this is not a concern.

As an FET switch, the circuit in either the TVC or CBT application is the same. A single in/out pair is chosen to set the voltage clamp voltage to 1.8 V on the C6455 side; 1.5 V could also be used if that voltage is used for the C6455 RGMII interface. Because all the gates of the CBT/TVC in/out pairs are connected, this sets the clamp voltage for all the other pairs of ins/outs because VGS for the FET is fixed. However, note that the buffer itself is powered using a 3.3 V supply. This is necessary to establish a voltage at least 1 V greater than the low-side clamp voltage ($1.8\text{ V} + 1\text{ V} = 2.8\text{ V}$) in this case.

The configuration shown above is technically a bidirectional solution; though gigabit Ethernet by its definition is unidirectional. When driving from the C6455 to the switch/PHY, signals vary from 0 V to 1.5 V/1.8 V. At the low (0 V) voltage level, the FET is turned on and both sides of the buffer see a low level. When a 1.5 V/1.8 V logic high is applied, the FET is turned off because this voltage matches (nearly) the voltage applied to the gate. In this case, the pullups on the high voltage side (switch/PHY side) of the buffer pull the output to the high-side rail. Therefore, in both cases the logic levels on both sides of the buffer match to their respective rails. The application circuit shown above is shown for the C6455's transmit direction; that is, from the C6455 to the switch. In the receive direction, the application circuit is the same except that the pullups to the 2.5 V side of the buffer, the switch/PHY side, are not needed and should be omitted. In this case, pullups to 1.5 V/1.8 V are not required, as the buffer acts as a clamp and holds the output voltage to the 1.5 V/1.8 V level, providing the translation directly.

The values for the pullups on the high-voltage side of the CBT/TVC buffer are important. The basic trade-off that needs to be made is finding a value that is strong enough to pull to the high-side rail quickly to produce a good low-high edge rate (recall that this is when the FET turns off), but is not too strong so as to not allow the low side to pull the output to a level below the VIL specification of the switch/PHY device when a low is driven (and the FET is on).

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
RF/IF and ZigBee® Solutions	www.ti.com/lprf

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2009, Texas Instruments Incorporated