

Technical documentation



Support & training



LM5170-Q1 SNVSAQ6D - NOVEMBER 2016 - REVISED AUGUST 2021

# LM5170-Q1 Multiphase Bidirectional Current Controller

# 1 Features

- AEC-Q100 qualified for automotive applications:
  - Device temperature grade 1: -40°C to +125°C ambient operating range
  - Device HBM ESD classification level 2 Device CDM ESD classification level C4B
- **Functional Safety-Capable** 
  - Documentation available to aid functional safety system design
- 100-V HV-port and 65-V LV-port max ratings ٠
- 1% Accurate bidirectional current regulation
- 1% Accurate channel current monitoring •
- 5-A Peak half-bridge gate drivers
- Programmable or adaptive dead-time control •
- Programmable oscillator frequency with optional • synchronization to external clock
- Independent channel enable control inputs ٠
- Analog and digital channel current control inputs ٠
- Programmable cycle-by-cycle peak current limit
- HV and LV port overvoltage protection •
- Diode emulation prevents negative current
- Programmable soft-start timer
- MOSFET failure detect at start-up and circuit • breaker control
- Multiphase operation phase adding or dropping

# 2 Applications

- Automotive dual-battery systems
- Super-cap or battery backup power converters
- Stackable buck or boost converters

# 3 Description


The LM5170-Q1 controller provides the essential high voltage and precision elements of a dual-channel bidirectional converter for automotive 48-V and 12-V dual battery systems. It regulates the average current flowing between the high voltage and low voltage ports in the direction designated by the DIR input signal. The current regulation level is programmed through analog or digital PWM inputs.

Dual-channel differential current sense amplifiers and dedicated channel current monitors achieve typical current accuracy of 1%. Robust 5-A half-bridge gate drivers are capable of driving parallel MOSFET switches delivering 500 W or more per channel. The diode emulation mode of the synchronous rectifiers prevents negative currents but also enables discontinuous mode operation for improved efficiency with light loads. Versatile protection features include cycle-by-cycle current limiting, overvoltage protection at both HV and LV ports, MOSFET failure detection and overtemperature protection.


## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM5170-Q1	TQFP (48)	7.00 mm × 7.00 mm


(1) For all available packages, see the orderable addendum at the end of the data sheet.



**Channel Current Tracking ISETA Command** 



Simplified Application Circuit





# **Table of Contents**

1 Features	1
2 Applications	1
3 Description	1
4 Revision History	<mark>2</mark>
5 Description (continued)	2
6 Pin Configuration and Functions	3
7 Specifications	6
7.1 Absolute Maximum Ratings	6
7.2 ESD Ratings	<mark>6</mark>
7.3 Recommended Operating Conditions	<mark>6</mark>
7.4 Thermal Information	7
7.5 Electrical Characteristics	
7.6 Typical Characteristics	12
8 Detailed Description	15
8.1 Overview	15
8.2 Functional Block Diagram	16
8.3 Feature Description.	
8.4 Device Functional Modes	

8.5 Programming	38
9 Application and Implementation	
9.1 Application Information	
9.2 Typical Application	
10 Power Supply Recommendations	.60
11 Layout	.61
11.1 Layout Guidelines	61
11.2 Layout Examples	.62
12 Device and Documentation Support	.65
12.1 Device Support	65
12.2 Receiving Notification of Documentation Updates.	.65
12.3 Support Resources	.65
12.4 Trademarks	.65
12.5 Electrostatic Discharge Caution	
12.6 Glossary	.65
13 Mechanical, Packaging, and Orderable	
Information	65

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	hanges from Revision C (June 2020) to Revision D (August 2021)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
Cł	hanges from Revision B (June 2019) to Revision C (June 2020)	Page
•	Added functional safety bullet to the Section 1	1

# **5** Description (continued)

An innovative average current mode control scheme maintains constant loop gain allowing a single R-C network to compensate both buck and boost conversion. The oscillator is adjustable up to 500 kHz and can synchronize to an external clock. Multiphase parallel operation is achieved by connecting two LM5170-Q1 controllers for 3- or 4-phase operation, or by synchronizing multiple controllers to phase-shifted clocks for a higher number of phases. A low state on the UVLO pin disables the LM5170-Q1 in a low current shutdown mode.



# **6** Pin Configuration and Functions




Figure 6-1. PHP Package 48-Pin TQFP Top View

## Table 6-1. Pin Functions

	PIN		DESCRIPTION			
NO.	NAME	I/O <sup>(1)</sup>	DESCRIPTION			
1	CSA2	I	CH-2 differential current sense inputs. The CSA2 pin connects to the CH-2 power inductor. The CSB2 pin			
2	CSB2	I	connects to the circuit breaker or directly to the LV-Port if the circuit breaker is not used. The CH-2 current sense resistor is placed between these two pins.			
3	NC	_	lo Connect			
4	VINX	0	Internally connected to VIN pin through a cutoff switch. When the controller is shutdown, VINX is disconnected from VIN, opening the current leakage path. When the controller is enabled, VINX is connected to VIN and serves as the pullup supply for the RC ramp generators at the RAMP1 and RAMP2 pins. VINX also pulls up the OVPA pin through an internal $3-M\Omega$ resistor.			
5	NC	_	No Connect			
6	VIN	I	The input pin connecting to the HV-Port line voltage. It supplies the BRKG pin through an internal 330-µA current source.			
7	7 NC — No Connect		No Connect			



#### Table 6-1. Pin Functions (continued)

PIN		I/O <sup>(1)</sup>	DESCRIPTION			
NO.	NAME		DESCRIPTION			
8	RAMP2	I	The inverting input of the CH-2 PWM Comparator. An external RC circuit tied between VINX, RAMP2, and AGND forms the ramp generator producing a ramp signal proportional to the HV-Port voltage, thus achieving a voltage feedforward function. The RAMP2 capacitor voltage is reset to AGND at the end of every switching cycle.			
9	OVPA	I	Connected to the noninverting input of the HV-Port overvoltage comparator. An internal 3-M $\Omega$ pullup resistor an external resistor across the OVPA and AGND pins form a divider that senses the HV-Port voltage. When the OVPA pin voltage is above the 1.185-V threshold, the SS capacitor is discharged and held low until the overvoltage condition is removed.			
10	ULVO	1	The UVLO pin serves as the master enable pin. When UVLO is pulled below 1.25 V, the entire LM5170-Q1 is in a low quiescent current shutdown mode. When UVLO is pulled above 1.25 V but below 2.5 V, the LM5170-Q1 enters the initialization stage in which the nFAULT pin is first pulled up to 5 V, while the rest of the LM5170-Q1 is kept in the OFF state. When UVLO is pulled above the 2.5 V, the LM5170-Q1 enters a MOSFET failure detection stage. If no failure is detected, the circuit breaker gate driver (BRKS and BRKG) turns on, and the LM5170-Q1 enables the oscillator and RAMP generator, and stands by until the EN1 and EN2 commands enable the channel.			
11	COMP2	0	Output of the CH-2 transconductance (gm) error amplifier and the noninverting input of the CH-2 PWM comparator. A loop compensation network must be connected to this pin.			
12	SS	I	The soft-start programming pin. An external capacitor and an internal 25-µA current source set the ramp rate of the COMP pins voltage during soft start. If CH-2 is enabled after CH-1 completes soft start, the CH-2 turnon will not be controlled by the SS pin.			
13	SW2	I	CH-2 switch node. Connect to the CH-2 high-side MOSFET source, the low-side MOSFET drain, and the bootstrap capacitor return terminal.			
14	HB2	Р	CH-2 high-side gate driver bootstrap supply input			
15	HO2	I/O	CH-2 high-side gate driver output			
16	NC	_	No Connect			
17	LO2	I/O	CH-2 low-side gate driver output			
18	PGND	G	Power ground connection pin for the low-side gate drivers and external VCC bias supply			
19	VCC	I/P	VCC bias supply pin, powering the drivers. An external bias supply between 9 V to 12 V must be applied across the VCC and PGND pins.			
20	LO1	I/O	CH-1 low-side gate driver output			
21	NC	_	No Connect			
22	HO1	I/O	CH-1 high-side gate driver output			
23	HB1	Р	CH-1 high-side gate driver bootstrap supply input			
24	SW1	I	CH-1 switch node. Connect to the CH-1 high-side MOSFET source, the low-side MOSFET drain, and the bootstrap capacitor return terminal.			
25	OVPB	I	Connected to the noninverting input of the LV-Port overvoltage comparator. An internal $1-M\Omega$ pullup resistor and an external resistor across the OVPB and AGND pins form the divider that senses the LV-Port voltage. When the converter operates in Boost mode the OVPB pin status is ignored. In Buck mode, when the OVPB pin voltage is above the 1.185-V threshold, the SS capacitor is discharged and held low until the overvoltage condition is removed.			
26	COMP1	0	Output of the CH-1 trans-conductance (gm) error amplifier and the noninverting input of the CH-1 PWM comparator. A loop compensation network must be connected to this pin.			
27	nFAULT	I/O	ault flag pin or external shutdown pin. When a MOSFET drain-to-source short circuit failure is detected befor art-up, the nFAULT pin is internally pulled low to report the short-circuit failure, and the LM5170-Q1 will rem a disabled state. The nFAULT pin can also be externally pulled low to shut down the LM5170-Q1, serving rced shutdown pin. In forced shutdown, all gate drivers turn off, and nFAULT is latched low until the UVLO pulled below 1.25 V to release the latch and initiate a new start-up.			
28	RAMP1	I	The inverting input of the CH-1 PWM comparator. An external RC circuit tied between VINX, RAMP1, and AGND forms the ramp generator producing a ramp signal proportional to the HV-Port voltage, thus achieving a voltage feedforward function. The RAMP1 capacitor voltage is reset to AGND at the end of every switching cycle.			
29	OPT	I	Multiphase configuration pin. Tied to either VCCA or AGND, the OPT pin sets the phase lag of the SYNCOUT signal corresponding to 4 phase or 3 phase operation, respectively.			
30	IPK	1	A resistor connected between IPK and AGND sets the threshold for the cycle-by-cycle current limit comparator			



#### Table 6-1. Pin Functions (continued)

PIN Up(1)						
NO.	NAME	I/O <sup>(1)</sup>	DESCRIPTION			
31	VCCA	I/P	Analog bias supply pin. Connect VCCA to VCC through an external $25-\Omega$ resistor. A low-pass filter capacitor is required from the VCCA pin to AGND.			
32	NC	-	No Connect			
33	BRKS	0	Connect to the common source of the circuit breaker MOSFET pair. When the circuit breaker function is disabled, simply connect to AGND through a 20-k $\Omega$ resistor.			
34	BRKG	0	Connect to the gate pins of the circuit breaker MOSFET pair. Once the LM5170-Q1 is enabled, an internal 330-µA current source starts to charge the circuit breaker MOSFET gates. The BRKG to BRKS voltage is internally clamped at 12 V.			
35	CSB1	I	CH-1 differential current sense inputs. The CSA1 pin connects to the CH-1 power inductor. The CSB1 pin			
36	CSA1	1	connects to the circuit breaker, or directly to the LV-Port if the circuit breaker is not used. The CH-1 current sense resistor is placed between these two current sense pins. An internal $1-M\Omega$ resistor is connected between the CSB1 and OVPB pins through an internal cutoff switch. During operation, the cutoff switch is closed and this internal resistor pulls up the OVPB pins. In shutdown mode, the internal resistor is disconnected by the cutoff switch.			
37	IOUT1	0	CH-1 inductor current monitor pin. A current source proportional to the CH-1 inductor current flows out of this pin. Placing a terminating resistor and filter capacitor from IOUT1 to AGND produces a DC voltage representing the CH-1 DC current level. An internal 25-µA offset DC current source at the IOUT1 pin raises the active signal to be above the ground noise, thus improving the monitor noise immunity.			
38	IOUT2	0	CH-2 inductor current monitor pin. A current proportional to the CH-2 inductor current flows out of this pin. Placing a terminating resistor and filter capacitor from IOUT2 to AGND produces a DC voltage representing the CH-2 DC current level. An internal 25-µA offset DC current source at the IOUT2 pin raises the active signal above the ground noise, thus improving the monitor noise immunity.			
39	EN1	I	CH-1 enable pin. Pulling EN1 above 2.4 V turns off the SS pulldown and allows CH-1 to begin a soft-start sequence. Pulling EN1 below 1 V discharges the SS capacitor and holds it low. The high- and low-side gate drivers of both channels are held in the low state when SS is discharged.			
40	SYNCIN	I	Input for an external clock that overrides the free-running internal oscillator. The SYNCIN pin can be left open or grounded when it is not used.			
41	SYNCOUT	0	Clock output pin and fault check mode selector. SYNCOUT is connected to the downstream LM5170-Q1 in a 3- or 4-phase configuration. It also functions as a circuit breaker selection pin during start-up. Placing a $10$ -k $\Omega$ resistor from the SYNCOUT to AGND pins disables the fault check. feature. If no resistor is connected from SYNCOUT to AGND, the fault check is enabled.			
42	ISETD	I	The PWM current programming pin. The inductor DC current level is proportional to the PWM duty cycle. Use either ISETA or ISETD but not both for channel current programming. When ISETD is not used, short ISETD to AGND.			
43	EN2	I	CH-2 enable pin. Pulling EN2 above 2.4 V enables CH-2. Pulling EN2 below 1 V shuts down the HO2 and LO2 drivers.			
44	DIR	I	Direction command input. Pulling DIR above 2 V sets the converter to the buck mode, which commands the current to flow from the HV-Port to LV-Port. Pulling DIR below 1 V sets the converter to the boost mode, which commands the current to flow from the LV-Port to HV-Port. If the DIR pin is left open, the LM5170-Q1 detects an invalid command and disables both channels with the MOSFET gate drivers in the low state.			
45	ISETA	I, O	The analog current programming pin. The inductor DC current is proportional to the ISETA voltage. Use eithe ISETA or ISETD but not both for channel current programming. When ISETA is not used, connect a 100-pF to 0.1-µF capacitor from ISETA to AGND.			
46	AGND	G	Analog ground reference. AGND must connect to PGND externally through a single point connection to improve the LM5170-Q1 noise immunity.			
47	OSC	I	The internal oscillator frequency is programmed by a resistor between OSC and AGND.			
48	DT	I	A resistor connected between DT and AGND sets the dead time between the high-side and low-side driver outputs. Tie the DT pin to VCCA to activate the internal adaptive dead time control.			
_	EP	_	Exposed pad of the package. No internal electrical connections. Must be soldered to the large ground plane to reduce thermal resistance.			

(1) Note: G = Ground, I = Input, O = Output, P = Power



# 7 Specifications

## 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup> (2)

			MIN	MAX	UNIT
		VIN, VINX, to AGND	-0.3	95	
		VIN, VINX, to AGND 50-ns Transient		100	
		VIN to VINX	-0.3	95	
		VIN to VINX 50-ns Transient		100	
		SW1, SW2 to PGND	-5	95	
		SW1, SW2 to PGND (20-ns Transient)		100	
		SW1, SW2 to PGND (50-ns Transient)	-16		
		HB1 to SW1, HB2 to SW2	-0.3	14	
		HO1 to SW1, HO2 to SW2	-0.3	HB + 0.3	
		HO1 to SW1, HO2 to SW2 (20-ns Transient)	-1.5		
	Voltage	LO1, LO2 to PGND	-0.3	VCC + 0.3	V
		LO1, LO2 to PGND (20-ns Transient)	-1.5		
		BRKG, BRKS, to PGND	-0.3	65	
		CSA1, CSB1, CSA2, CSB2 to PGND	-5	65	
		CSA1 to CSB1, CSA2 to CSB2	-0.3	0.3	
		BRKG to BRKS	-0.3	14	
		EN1, EN2, DIR, IOUT1, IOUT2, IPK, ISETA, ISETD, nFAULT, OSC, OVPA, OVPB, SYNCIN, SYNCOUT, UVLO, to AGND	-0.3	7	
		PGND to AGND	-0.3	0.3	
		VCC to PGND, VCCA, DT, OPT, COMP1, COMP2, RAMP1, RAMP2, SS, to AGND	-0.3	14	
TJ	Operating junction te	emperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	)	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) For soldering specs, see www.ti.com/packaging.

# 7.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>		±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	All pins	±500	v
(ESD)	0		Corner pins (1, 12, 13, 24, 25, 36, 37, and 48)	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	NOM	MAX	UNIT
VINLE	IV-Port	ick mode	6		85	V
VIIN, I		oost mode	6		85	
	Bu	ick mode	0		60	V
LV-Port	Во	oost mode	3 <sup>(2)</sup>		60	V
V <sub>VCC</sub> Extern	V <sub>VCC</sub> External voltage applied to VCC		9		12	V



over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	NOM MAX	UNIT
TJ	Operating junction temperature <sup>(3)</sup>	-40	150	°C
F <sub>OSC</sub>	Oscillator frequency	50	500	kHz
F <sub>EX_CLK</sub>	Synchronization to external clock frequency (minimal 50 kHz)	0.8 × F <sub>OSC</sub>	1.2 × F <sub>OSC</sub>	kHz
t <sub>DT</sub>	Programmable dead time	15	200	ns
	ISETD PWM frequency	1	1000	kHz
	SYNCIN pulse width	100	500	ns

(1) *Recommended Operating Conditions* are conditions under which the device is intended to be functional. For specifications and test conditions, see the *Section 7.5*.

(2) Minimum input voltage in boost mode can be lower than 3 V after startup; but, is limited by the minimum off time.

(3) High junction temperatures degrade operating lifetime. Operating lifetime is de-rated for junction temperature greater than 125°C.

## 7.4 Thermal Information

		LM5170-Q1	
	THERMAL METRIC <sup>(1)</sup>	PHP (TQFP)	UNIT
		48 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	29.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	14.3	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	5.3	°C/W
ΨJT	Junction-to-top characterization parameter	0.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	5.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	0.6	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

# 7.5 Electrical Characteristics

#### F<sub>OSC</sub> = 100 kHz; V<sub>VCC</sub> = 10 V; V<sub>VIN</sub> = V<sub>HV-Port</sub> = 48 V and V<sub>LV-Port</sub> = 12 V, unless otherwise stated.<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN <sup>(3)</sup>	TYP <sup>(2)</sup>	MAX <sup>(3)</sup>	UNIT
VIN SUPPL	Y (VIN, VINX)					
I <sub>SHUTDOWN</sub>	VIN pin current in shutdown mode	V <sub>UVLO</sub> = 0 V			10	μA
ISTANDBY	VIN pin current, no switching	$V_{VCC}$ > 9 V, $V_{UVLO}$ > 2.5 V, $V_{EN1}$ = $V_{EN2}$ = 0 V		1		mA
	VIN to VINX disconnect switch	$V_{\rm UVLO}$ < 1 V or $V_{\rm VCC}$ < 7.5 V	5			MΩ
	VIN to VINX disconnect switch	V <sub>UVLO</sub> > 2.6 V, V <sub>VCC</sub> > 9 V		100		Ω
VCC AND V	CCA BIAS SUPPLIES				·	
V <sub>CCUVLO</sub>	VCC undervoltage detection	V <sub>VCC</sub> falling	7.6	8	8.3	V
V <sub>CCHYS</sub>	VCC UVLO hysteresis	V <sub>VCC</sub> rising	8.1	8.5	8.9	V
I <sub>VCC_SD</sub>	VCC sink current in shutdown mode	V <sub>UVLO</sub> = 0 V			20	μA
I <sub>VCC_SB</sub>	VCC sink current in standby: no switching	V <sub>UVLO</sub> > 2.6 V, V <sub>EN1</sub> = V <sub>EN2</sub> = 0 V			10	mA



# F<sub>OSC</sub> = 100 kHz; V<sub>VCC</sub> = 10 V; V<sub>VIN</sub> = V<sub>HV-Port</sub> = 48 V and V<sub>LV-Port</sub> = 12 V, unless otherwise stated.<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN <sup>(3)</sup>	TYP <sup>(2)</sup>	MAX <sup>(3)</sup>	UNIT
MASTER O	N/OFF CONTROL (UVLO)			·		
V <sub>UVLO_TH</sub>	UVLO release threshold	UVLO voltage rising	2.4	2.5	2.6	V
I <sub>HYS</sub>	UVLO hysteresis current	UVLO source current when $V_{UVLO} > 2.6$ V	21	25	29	μA
V <sub>SD</sub>	UVLO shutdown threshold (IC shutdown)	UVLO voltage falling	1	1.25	1.5	V
	UVLO shutdown release	UVLO voltage rising above V <sub>SD</sub>	0.15	0.25	0.35	V
t <sub>UVLO</sub>	UVLO glitch filter time	UVLO voltage falling		2.5		μs
	UVLO internal pulldown current			1		μA
CHANNEL I	ENABLE INPUTS EN1 AND EN2					
V <sub>IL</sub>	Enable input low state	Disabled the driver outputs			1	V
V <sub>IH</sub>	Enable input high state	Enable the driver outputs	2			V
	Internal pulldown impedance	EN1, EN2 internal pulldown resistor		100		kΩ
	EN glitch filter time (the rising and falling edges)			2		μs
DIRECTION	COMMAND (DIR)	· · · · · ·				
V <sub>DIR</sub>	Command for current flowing from LV-Port to HV-Port (boost mode 12 V to 48 V)	Actively pulled low by external circuit			1	V
	Command for current flowing from HV-Port to LV-Port (buck mode 48 V to 12 V)	Actively pulled high by external circuit	2			V
	Standby (invalid DIR command)	DIR neither active high nor active low		1.5		V
	DIR glitch filter	Both rising and falling edges		10		μs
ISET INPUT	(ISETA, ISETD)	· · · · · · · · · · · · · · · · · · ·				
G <sub>ISETA</sub>	Regulated DC current sense voltage to ISETA voltage	$ V_{CSA} - V_{CSB}  = 50 \text{ mV}$	19.7	20	20.3	mV/V
	ISETA internal pulldown resistor			170		kΩ
G <sub>ISETD</sub>	Conversion ratio of ISETA voltage to ISETD duty cycle	ISETD frequency = 10 kHz, Duty = 100%	30.63	31.25	31.88	mV / %
VISETD_LO	ISETD PWM signal low-state voltage				1	V
VISETD_HI	ISETD PWM signal high-state voltage		2			V
	ISETD internal pulldown resistor			100		kΩ
	ISETD internal decoder filter resistor (tied to ISETA pin)			100		kΩ
OUTPUT CI	JRRENT MONITOR (IOUT1, IOUT2)	1		1		
G <sub>IOUT_BK1</sub>	IOUT1 and IOUT2 versus channel current sense voltage, in buck mode	V <sub>CSA</sub> – V <sub>CSB</sub>   = 50 mV, V <sub>DIR</sub> > 2 V	4.9	5	5.1	µA/mV
GIOUT_BST1	IOUT1 and IOUT2 versus channel current sense voltage, in boost mode	V <sub>CSA</sub> – V <sub>CSB</sub>   = 50 mV, V <sub>DIR</sub> < 1 V	4.9	5	5.1	µA/m∖
G <sub>IOUT_BK2</sub>	IOUT1 and IOUT2 versus channel current sense voltage, in buck mode	V <sub>CSA</sub> – V <sub>CSB</sub>   = 10 mV, V <sub>DIR</sub> > 2 V, T <sub>J</sub> = 25°C	4.91	5.18	5.43	µA/m∖
G <sub>IOUT_BST2</sub>	IOUT1 and IOUT2 versus channel current sense voltage, in boost mode	V <sub>CSA</sub> – V <sub>CSB</sub>   = 10 mV, V <sub>DIR</sub> < 1 V, T <sub>J</sub> = 25°C	4.47	4.77	5.1	µA/m\
	IOUT1 and IOUT2 DC offset currents	$ V_{CSA} - V_{CSB}  = 0 \text{ mV}$	22	25	28	μA
CURRENT	SENSE AMPLIFIER (BOTH CHANNELS)	rl				
G <sub>CS_BK1</sub>	Amplifier output to current sense voltage in buck mode	V <sub>CSA</sub> – V <sub>CSB</sub>   = 50 mV, V <sub>DIR</sub> > 2 V	49.25	50	50.75	V/V
G <sub>CS_BST1</sub>	Amplifier output to current sense voltage in boost mode	V <sub>CSA</sub> – V <sub>CSB</sub>   = 50 mV, V <sub>DIR</sub> < 1 V	49.25	50	50.75	V/V
G <sub>CS_BK2</sub>	Amplifier output to current sense voltage in buck mode	V <sub>CSA</sub> – V <sub>CSB</sub>   = 10 mV, V <sub>DIR</sub> > 2 V, T <sub>J</sub> = 25°C	49	52	55	V/V
G <sub>CS_BST2</sub>	Amplifier output to current sense voltage in boost mode	$ V_{CSA} - V_{CSB}  = 10 \text{ mV}, V_{DIR} < 1 \text{ V}, T_{J} = 25^{\circ}\text{C}$	45	48	51	V/V
BW <sub>CS</sub>	Amplifier bandwidth			10		MHz



#### $F_{OSC}$ = 100 kHz; $V_{VCC}$ = 10 V; $V_{VIN}$ = $V_{HV-Port}$ = 48 V and $V_{IV-Port}$ = 12 V, unless otherwise stated.<sup>(1)</sup>

	$\frac{0 \text{ kHz; } V_{\text{VCC}} = 10 \text{ V; } V_{\text{VIN}} = V_{\text{HV-Port}} = 4}{\text{PARAMETER}}$	TEST CONDITIONS	MIN <sup>(3)</sup>	TYP <sup>(2)</sup>	MAX <sup>(3)</sup>	UNIT
TRANSCON	DUCTION AMPLIFIER (COMP1, COMP2)					
Gm	Transconductance			1		mA/V
ICOMP	Output source current limit	V <sub>ISETA</sub> = 2.5 V,  V <sub>CSA</sub> – V <sub>CSB</sub>   = 10 mV		2		mA
00111	Output sink current limit	$V_{\text{ISETA}} = 0 \text{ V},  V_{\text{CSA}} - V_{\text{CSB}}  = 50 \text{ mV}$		-2		mA
3W <sub>qm</sub>	Amplifier bandwidth			4		MHz
	•					
	COMP to output delay			50		ns
	COMP to PWM offset			1		V
	Minimum OFF time		150	200	250	ns
	ERATOR (RAMP1 AND RAMP2)		150	200	230	115
AMP GEN	· · ·				15	
	RAMP discharge device R <sub>DS(on)</sub>		0.0		15	Ω
	Threshold voltage for valid ramp signal		0.6			V
PEAK CUR			04 075	~-	05 005	
	IPK internal current source		24.375	25	25.625	μA
IPK <sub>Buck</sub>	Current sense voltage versus cycle-by-cycle limit threshold voltage given at IPK pin, in buck mode	R <sub>IPK</sub> = 40 kΩ, V <sub>DIR</sub> > 2 V	35.8	46	58.9	mV/V
IPK <sub>Boost</sub>	Current sense voltage versus cycle-by-cycle limit threshold voltage given at IPK pin, in boost mode	R <sub>IPK</sub> = 40 kΩ, V <sub>DIR</sub> < 1 V	38.5	48	62.25	mV/V
OVERVOLT	AGE PROTECTION (OVPA, OVPB)					
	OVP threshold	OVP voltage rising	1.15	1.185	1.22	V
OVP <sub>HYS</sub>	OVP hysteresis (falling edge)			100		mV
1110	OVPA and OVPB glitch filter			5		μs
R <sub>OVPA</sub>	Internal OVPA pullup resistor	VINX to OVPA impedance		3		MΩ
R <sub>OVPB</sub>	Internal OVPB pullup resistor	CSB1 to OVPB impedance, V <sub>UVLO</sub> > 2.6 V		1		MΩ
OSCILLATO	R (OSC)	1				
	Oscillator frequency 1	$R_{OSC}$ = 40 k $\Omega$ , SYNCIN open	90	100	110	kHz
	Oscillator frequency 2	R <sub>OSC</sub> = 10 kΩ, SYNCIN open	335	375	410	kHz
Vosc	OSC pin DC voltage			1.25		V
SYNCIN						
V <sub>SYNIH</sub>	SYNCIN input threshold for high state		2			V
					1	V
- UTINIL OTING	Internal pulldown impedance	V <sub>SYNCIN</sub> = 2.5 V		100		kΩ
	Delay to establish synchronization	$0.8 \times F_{OSC} < F_{SYNCIN} < 1.2 \times F_{OSC}$		200		μs
SYNCOUT				200		μ0
V <sub>SYNOH</sub>	SYNCOUT high state		2.5			V
VSYNOH	SYNCOUT low state		2.0		0.4	V
SYNUL	Sourcing current when SYNCOUT in high state			1	0.4	-
	0 0	V <sub>SYNCOUT</sub> = 2.5 V	040		070	mA
	SYNCOUT pulse width		240	300	370	ns
	SYNCOUT phase delay configurations	V <sub>OPT</sub> > 2 V		90		Degree
		V <sub>OPT</sub> < 1 V		120		
R <sub>SYNCOUT</sub>	Circuit breaker signature	Use circuit breaker function and fault detection at start-up		OPEN		kΩ
		Do not use circuit breaker function or disable fault detection at start-up		10		



#### $F_{OSC}$ = 100 kHz; $V_{VCC}$ = 10 V; $V_{VIN}$ = $V_{HV-Port}$ = 48 V and $V_{IV-Port}$ = 12 V, unless otherwise stated.<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN <sup>(3)</sup>	TYP <sup>(2)</sup>	MAX <sup>(3)</sup>	UNIT
BOOTSTR	AP (HB1, HB2)	· · · · ·			I	
V <sub>HB-UV</sub>	Bootstrap undervoltage threshold	(V <sub>HB</sub> – V <sub>SW</sub> ) voltage rising	5.7	6.5	7.3	V
V <sub>HB-UV-HYS</sub>	Hysteresis			0.5		V
I <sub>HB-LK</sub>	Bootstrap quiescent current	V <sub>HB</sub> – V <sub>SW</sub> = 10 V, V <sub>HO</sub> – V <sub>SW</sub> = 0 V			50	μA
HIGH-SIDE	GATE DRIVERS (HO1, HO2)					
V <sub>OLH</sub>	HO low-state output voltage	I <sub>HO</sub> = 100 mA		0.1		V
V <sub>онн</sub>	HO high-state output voltage	$I_{HO}$ = -100 mA, $V_{OHH}$ = $V_{HB} - V_{HO}$		0.15		V
	HO rise time (10% to 90% pulse magnitude)	C <sub>LD</sub> = 1000 pF		5		ns
	HO fall time (90% to 10% pulse magnitude)	C <sub>LD</sub> = 1000 pF		4		ns
I <sub>ОНН</sub>	HO peak source current	V <sub>HB</sub> – V <sub>SW</sub> = 10 V		4		А
I <sub>OLH</sub>	HO peak sink current	V <sub>HB</sub> – V <sub>SW</sub> = 10 V		5		А
LOW-SIDE	GATE DRIVERS (LO1, LO2)	1				
V <sub>OLL</sub>	LO low-state output voltage	I <sub>LO</sub> = 100 mA		0.1		V
V <sub>OHL</sub>	LO high-state output voltage	$I_{LO} = -100 \text{ mA}, V_{OHL} = V_{VCC} - V_{LO}$		0.15		V
	LO rise time (10% to 90% pulse magnitude)	C <sub>LD</sub> = 1000 pF		5		ns
	LO fall time (90% to 10% pulse magnitude)	C <sub>LD</sub> = 1000 pF		4		ns
I <sub>OHL</sub>	LO peak source current			4		Α
I <sub>OLL</sub>	LO peak sink current			5		Α
INTERLEA	/E PHASE DELAY FROM CH-2 To CH-1 (OPT)	1				
V <sub>OPTL</sub>	OPT input low state				1	V
V <sub>OPTH</sub>	OPT input high state		2			V
	HO2 on-time rising edge versus HO1 on-time	V <sub>OPT</sub> > 2 V for 2, 4, 6, and 8 phases	175	180	185	
	rising edge, or LO2 on-time rising edge versus LO1 on-time rising edge	V <sub>OPT</sub> < 1 V for 3 phases	235	240	245	Degre
	Internal pulldown impedance			1		MΩ
DEAD TIME	E (DT)	· · · ·				
t <sub>DT</sub>	LO falling edge to HO rising edge delay	R <sub>DT</sub> = 7.5 kΩ		40		ns
t <sub>DT</sub>	HO falling edge to LO rising edge delay	R <sub>DT</sub> = 7.5 kΩ		40		ns
V <sub>DT</sub>	DC voltage level for programming			1.25		V
V <sub>DT</sub>	DC voltage for adaptive dead time scheme only (short DT to VCCA)			VCCA		V
V <sub>ADPT</sub>	HO-SW or LO-GND voltage threshold to enable cross output for adaptive dead time scheme	V <sub>VCC</sub> > 9 V, (V <sub>HB</sub> – V <sub>SW</sub> ) > 8 V, HO or LO voltage falling		1.5		V
t <sub>ADPT</sub>	LO falling edge to HO rising edge delay	V <sub>DT</sub> = V <sub>VCC</sub>		36		ns
t <sub>ADPT</sub>	HO falling edge to LO rising edge delay	V <sub>DT</sub> = V <sub>VCC</sub>		41		ns
SOFT STAF	RT (SS)	· · · · ·			I	
lss	SS charging current source	V <sub>SS</sub> = 0 V		25		μA
V <sub>SS-OFFS</sub>	SS to PWM comparator offset	SS – PWM comparator noninverting input		1		V
R <sub>ss</sub>	SS discharge device R <sub>DS(on)</sub>	V <sub>SS</sub> = 2 V		30		Ω
V <sub>SS_LOW</sub>	SS discharge completion threshold	Once it is discharged by internal logic		0.23		V
	JLATION					



#### $F_{OSC}$ = 100 kHz; $V_{VCC}$ = 10 V; $V_{VIN}$ = $V_{HVPort}$ = 48 V and $V_{IVPort}$ = 12 V, unless otherwise stated.<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN <sup>(3)</sup>	TYP <sup>(2)</sup>	MAX <sup>(3)</sup>	UNIT
CKT BREA	KER CONTROL (BRKG, BRKS)	· ·				
I <sub>BRKG</sub>	Sourcing current	nFAULT = 5 V, V <sub>VIN</sub> = 24 V, V <sub>BRKS</sub> = 12 V	275	330	375	μA
V <sub>BRK-CLP</sub>	Voltage clamp	nFAULT= 5 V, V <sub>VIN</sub> = 48 V, V <sub>BRKS</sub> = 12 V	9		14	V
R <sub>BRK-SINK</sub>	Sinking capability	nFAULT = 0 V		20		Ω
V <sub>READY</sub>	BRKG to BRKS voltage threshold to indicate readiness for operation	Rising edge	6.5	8.5		V
I <sub>BRKG-LEAK</sub>	BRKG leakage current	nFAULT= 5 V, $V_{VIN} - V_{BRKS} = 0 V$ , $V_{BRKG} - V_{BRKS} = 10 V$			10	μA
FAULT ALA	NRM (nFAULT)	· · ·				
	In normal operation, no fault		4	5		V
	Internal pull-up impedance for normal operation			30		kΩ
	Internal pull-down FET R <sub>DS(on)</sub> after fault detected				125	Ω
	External pull-down voltage threshold for IC shutdown				1	V
t <sub>FAULT</sub>	External pul-ldown glitch filter			2		μs
t <sub>d1_FAULT</sub>	Delay time of nFAULT pull-down below 1 V to $(V_{BRKG} - V_{BRKS}) < 1.5 V$				5	μs
t <sub>d2_FAULT</sub>	Start-up fault detection duration	V <sub>UVLO</sub> > 2.6 V, V <sub>VCC</sub> > 9 V			3	ms
THERMAL	SHUTDOWN	· ·				
T <sub>SD</sub>	Thermal shutdown			175		°C
T <sub>SD-HYS</sub>	Thermal shutdown hysteresis			25		°C


(1) All minimum and maximum limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

(2)

Typical values correspond to  $T_J = 25^{\circ}$ C. Minimum and maximum limits apply over the -40°C to 125°C junction temperature range. (3)




# 7.6 Typical Characteristics




 $V_{VIN}$  = 48 V,  $V_{VCC}$  = 10 V,  $V_{UVLO}$  = 3.3 V,  $T_J$  = 25°C, unless otherwise stated.





LM5170-Q1 SNVSAQ6D – NOVEMBER 2016 – REVISED AUGUST 2021







# 8 Detailed Description

## 8.1 Overview

The LM5170-Q1 device is a high performance, dual-channel bidirectional current controller intended to manage current transfer between a Higher Voltage Port (HV-Port) and a Lower Voltage Port (LV-Port) like the 48-V and 12-V ports of automotive dual battery systems. It integrates essential analog functions that enable the design of high power converters with a minimal number of external components. It regulates DC current in the direction designated by the DIR pin input signal. The current regulation level is programmed by the analog signal applied at the ISETA pin or the digital PWM signal at the ISETD pin. Independent enable signals activate each channel of the dual controller.

The dual-channel differential current sense amplifiers and dedicated channel current monitors achieve typical accuracy of 1%. The robust 5-A half-bridge gate drivers are capable of controlling parallel MOSFET switches delivering 500 W or more per channel. The diode emulation mode of the buck or boost synchronous rectifiers enables discontinuous mode operation for improved efficiency under light load conditions, and it also prevents negative current. Versatile protection features include the cycle-by-cycle peak current limit, overvoltage protection of both 48-V and 12-V battery rails, detection and protection of MOSFET switch failures, and overtemperature protection.


The LM5170-Q1 uses average current mode control which simplifies compensation by eliminating the right-half plane zero in the boost operating mode and by maintaining a constant loop gain regardless of the operating voltages and load level. The free-running oscillator is adjustable up to 500 kHz and can be synchronized to an external clock within ±20% of the free running oscillator frequency. Stackable multiphase parallel operation is achieved by connecting two LM5170-Q1 controllers in parallel for 3- or 4-phase operation, or by synchronizing multiple LM5170-Q1 controllers to external multiphase clocks for a higher number of phases. The UVLO pin provides master ON/OFF control that disables the LM5170-Q1 in a low quiescent current shutdown state when the pin is held low.

#### **Definition of IC Operation Modes:**

- Shutdown Mode: When the UVLO pin is < 1.25 V, or VCC < 8 V, or nFAULT < 1.25 V, the LM5170-Q1 is in the shutdown mode with all gate drivers in the low state, all internal logic reset, and the VINX pin disconnected from the VIN pin. When UVLO < 1.25 V, the IC draws < 20 µA through the VIN and VCC pins.</li>
- Initialization Mode: When the UVLO pin is > 1.5 V but < 2.5 V, and VCC > 8.5 V, and nFAULT > 2 V, the LM5170-Q1 establishes proper internal logic states and prepares for circuit operation.
- Standby Mode: When the UVLO pin is > 2.5 V, and VCC > 8.5 V, and nFAULT > 2 V, the LM5170-Q1 first performs fault detection for 2 to 3 ms, during which the external power MOSFETs are each checked for drain-to-source short-circuit conditions. If a fault is detected, the LM5170-Q1 returns to the shutdown mode and is latched in shutdown until reset through UVLO or VCC pins. If no failure is detected, the LM5170-Q1 is ready to operate. The circuit breaker MOSFETs are turned on and the oscillator and ramp generators are activated, but the four gate drive outputs remain off until the EN1 or EN2 initiate the power delivery mode.
- Power Delivery Mode: When the UVLO pin > 2.5 V, VCC > 8.5 V, nFAULT > 2 V, EN1 or EN2 > 2 V, DIR is valid (> 2 V or < 1 V), and ISETA > 0 V, the SS capacitor is released and the LM5170-Q1 regulates the DC current at the level set at the ISETA pin.



## 8.2 Functional Block Diagram



## 8.3 Feature Description

## 8.3.1 Bias Supply (VCC, VCCA)

The LM5170-Q1 requires an external bias supply of 9 V to 12 V at the VCC and VCCA pins to function. If an external supply voltage is greater than 12 V, a 10-V LDO or switching regulator must be used to produce 10 V for VCC and VCCA. Figure 8-1 shows typical connections of the bias supply. The VCC voltage is directly fed to the low-side MOSFET drivers. A 1- $\mu$ F to 2.2- $\mu$ F ceramic capacitor must be placed between the VCC and PGND pins to bypass the driver switching currents. The VCCA pin serves as the bias supply input for the internal logic and analog circuits for which the ground reference is the AGND pin. VCCA should be connected to VCC through a 25- to 50- $\Omega$  external resistor. A 0.1- $\mu$ F to 1- $\mu$ F bypass capacitor must be placed between the VCCA and AGND pins to filter out possible switching noise.

The internal VCC undervoltage (UV) detection circuit monitors the VCC voltage. When the VCC voltage falls below 8 V on the falling edge, the LM5170-Q1 is held in the shutdown state. For normal operation, the VCC and VCCA voltages must be greater than 8.5 V on a rising edge.




Figure 8-1. VCC Bias Supply Connections

#### 8.3.2 Undervoltage Lockout (UVLO) and Master Enable or Disable

The UVLO pin serves as the master enable or disable pin. To use the UVLO pin to program undervoltage lockout control for the HV-port, LV-port, or VCC rail, see Section 8.5.2 for details.

There are two UVLO voltage thresholds. When the pin voltage is externally pulled below 1.25 V, the LM5170-Q1 is in shutdown mode, in which all gate drivers are in the OFF state, all internal logic resets, the VINX pin is disconnected from VIN pin, and the IC draws less than 20 µA through the VIN, VCC and VCCA pins.

When the VCC voltage is above the 8.5 V and the UVLO pin voltage is pulled higher than 1.5 V but lower than 2.5 V, the LM5170-Q1 is in the initialization mode in which the nFAULT pin is pulled up to approximately 5 V, but the rest of the LM5170-Q1 remain off.

When the UVLO pin is pulled higher than 2.5 V, which is the UVLO release threshold and the master enable threshold, the LM5170-Q1 starts the MOSFET failure detection in a period of 2 to 3 ms (see Section 8.3.16). If no failure is detected, BRKG pin starts to source a 330- $\mu$ A current to charge the gates of the breaker MOSFETs.

When the BRKG to BRKS voltage is above 8.5 V, the LM5170-Q1 enters standby mode. In standby mode, the VINX pin is internally connected to the VIN pin through an internal cutoff switch (see Figure 8-2), and the internal 1-M $\Omega$  OVPB pullup resistor is connected to the CSB1 pin through another internal cutoff switch (see Figure 8-18). The oscillator and the RAMP1 and RAMP2 generators start to operate, and the SYNCOUT pin starts to send clock pulses at the oscillator frequency, and the LM5170-Q1 is ready to operate. The LO1, LO2, HO1, and HO2 drivers remain off until the EN1, EN2, and DIR inputs command them to operate.

When a MOSFET gate-to-source short-circuit failure is detected, the LM5170-Q1 is latched off. The latch can only be reset by pulling the VCC pin below 8 V, or by pulling the UVLO pin below 1.25 V. For details, see *Section 8.3.16*.

## 8.3.3 High Voltage Input (VIN, VINX)

Figure 8-2 shows the external and internal configuration for the VIN and VINX pins. Both are rated at 100 Vdc. The VIN pin should be connected either directly to the voltage rail of the HV-Port, or through a small RC filter



consisting of 10- to  $20-\Omega$  resistor and  $0.1-\mu$ F to  $1-\mu$ F bypass capacitor. The internal  $330-\mu$ A current source supplying the BRKG pin is supplied by the VIN pin.

A cutoff switch connects and disconnects the VIN and VINX pins. When the UVLO pin voltage is greater than 2.5 V, and when the VCC voltage is greater than 8.5 V, the switch is closed and the VINX and VIN pins are connected.

The VINX pin serves as the supply pin for the RAMP generators (see Figure 8-2 and Section 8.3.9 for details). It is also the high-side terminal of the internal 3-Meg $\Omega$  pullup resistor for the OVPA pin (see Section 8.3.17 for details). Moreover, it serves as the HV-Port voltage sense for internal circuit use during operation.




Figure 8-2. VIN and VINX Pins Configuration

## 8.3.4 Current Sense Amplifier

Each channel of the LM5170-Q1 has an independent bidirectional, high accuracy, and high-speed differential current sense amplifier. The differential current sense polarity is determined by the DIR command. The amplifier gain is 50, such that a smaller current sense resistor can be used to reduce power dissipation. The amplified current sense signal is used to perform the following functions:

- Applied to the inverting input of the error amplifier for current loop regulation.
- Used to reconstruct the channel current monitor signal at the IOUT1 and IOUT2 pins.
- Monitored by the cycle-by-cycle peak current limit comparator for instantaneous overcurrent protection.
- Sensed by the current zero cross detector to operate the synchronous rectifiers in diode emulation mode.

The current sense resistor Rcs should be selected for 50-mV current sense voltage when the channel DC current reaches the rated level. The CS1A, CS1B, CS2A, and CS2B pins should be Kelvin connected for accurate sensing.

It is very important that the current sense resistors are non-inductive. Otherwise the sensed current signals are distorted even if the parasitic inductance is only a few nH. Such inductance may not affect the current regulation during continuous conduction mode, but it does affect current zero cross detection, and hence the performance of diode emulation mode under light load. As a consequence, the synchronous rectifier gate pulse is truncated much earlier than the inductor current zero crossing, causing the body diode of the synchronous rectifier to conduct unnecessarily for a longer time. See the Section 8.3.15 for details.

If the selected current sense resistor has parasitic inductance, see the *Section 9.1* for methods to compensate for this condition and achieve optimal performance.

## 8.3.5 Control Commands

## 8.3.5.1 Channel Enable Commands (EN1, EN2)

These pins are two state function pins. Always use CH-1 if only single-channel operation is required. Note that CH-2 can only be enabled when CH-1 is also enabled.

1. When the EN1 pin voltage is pulled above 2 V (logic state of 1), the HO1 and LO1 outputs are enabled through soft start.





- 2. When the EN1 pin voltage is pulled below 1 V (logic state of 0), CH-1 controller is disabled and both HO1 and LO1 outputs are turned off.
- 3. Similar behaviors for EN2, HO2 and LO2 of CH-2, except that the EN2 pin does not affect the SS pin. Refer to *Section 8.3.10* for details.
- 4. When the EN1 and EN2 pins are left open, an internal 100-k $\Omega$  pulldown resistor sets them to the low state.
- 5. The built-in 2-µs glitch filters prevent errant operation due to the noise on the EN1 and EN2 signals.

# 8.3.5.2 Direction Command (DIR)

This pin is a triple function pin.

- 1. When the DIR pin is actively pulled above 2 V (logic state of 1), the LM5170-Q1 operates in buck mode, and current flows from the HV-Port to the LV-Port.
- 2. When the DIR pin is actively pulled below 1 V (logic state of 0), the LM5170-Q1 operates in boost mode, and current flows from the LV-Port to the HV-Port.
- 3. When the DIR pin is in the third state that is different from the above two, it is considered an invalid command and the LM5170-Q1 remains in standby mode regardless of the EN1 and EN2 states. This tri-state function prevents faulty operation when losing the DIR signal connection to the MCU.
- 4. When DIR changes state between 1 and 0 dynamically during operation, the transition causes the SS pin to discharge first to below 0.23 V, then the SS pin pulldown is released and the LM5170-Q1 goes through a new soft-start process to produce the current in the new direction. This eliminates surge current during the direction change.
- 5. The built-in 10-µs glitch filter prevents errant operation by noise on the DIR signal.

## 8.3.5.3 Channel Current Setting Commands (ISETA or ISETD)

The LM5170-Q1 accepts the current setting command in the form of either an analog voltage or a PWM signal. The analog voltage uses the ISETA pin, and the PWM signal uses the ISETD pin. There is an internal ISETD decoder that converts the PWM duty ratio at the ISETD pin to an analog voltage at the ISETA pin. Owing to possible ground noise impact, TI recommends users to remove EN1 signal to achieve no load (0 A).

Figure 8-3 and Figure 8-4 show the pin configurations for current programming with an analog voltage or a PWM signal. The channel DC current is expressed in terms of resulted differential current sense voltage  $V_{CS\_dc}$ . When ISETA is used, the ISETD pin can be left open or connected to AGND. When ISETD is used, place a ceramic capacitor  $C_{ISETA}$  between the ISETA pin and AGND.  $C_{ISETA}$  and the internal 100-k $\Omega$  at the output of the ISETD decoder forms a low-pass RC filter to attenuate the ripple voltage on ISETA. However, the RC filter delays the ISETD dynamic change to be reflected on ISETA. To limit the delay not to exceed  $T_{delay\_ISETD}$ , the time constant of the RC filter should satisfy Equation 1.

$$100 \text{ k}\Omega \times \text{C}_{\text{ISETA}} \leq \frac{\text{T}_{\text{delay}\_\text{ISETD}}}{4}$$
(1)

Therefore, the maximum C<sub>ISETA</sub> should be determined by Equation 2:

$$C_{ISETA} \le \frac{T_{delay\_ISETD}}{4 \times 100 \text{ k}\Omega}$$
(2)

On the other hand, the time constant of the RC filter should be big enough for effective filtering. To attenuate the ripple by 40 dB, the RC filter corner frequency should be at least two decade below F<sub>ISETD</sub>, that is, Equation 3


$$\frac{1}{2\pi \times 100 \text{ k}\Omega \times \text{C}_{\text{ISETA}}} \le 0.01 \times \text{F}_{\text{ISETD}}$$
(3)

Therefore the minimum ISETD signal frequency should be determined by Equation 4:

$$F_{ISETD} \geq \frac{1}{2\pi \times 1 \text{ k}\Omega \times C_{ISETA}} \geq \frac{400}{2\pi \times T_{delay\_ISETD}}$$

(4)

For instance, if ISETA is required to settle down to the steady-state in 1 ms following an ISETD duty ratio step change, namely  $T_{delay\_ISETD} < 1$  ms, the user should select  $C_{ISETA} < 2.5$  nF, and  $F_{ISETD} > 64$  kHz. If  $T_{delay\_ISETD} < 0.1$  ms, then  $C_{ISETA} < 250$  pF, and  $F_{ISETD} > 640$  kHz. Note that the feedback loop property causes additional delay for the actual current to settle to the new regulation level.








Figure 8-4. Pin Configurations for Current Setting Using a PWM Signal

The ISETA pin is directly connected to the noninverting input of the error amplifier. By ISETA programming, the channel DC current is determined by Equation 5:

$$V_{CS dc} = 0.02 \times V_{ISETA}$$
<sup>(5)</sup>

Or by Equation 6:

$$I\_channel\_dc = \frac{V_{CS\_dc\_}}{Rcs}$$
(6)

Or by Equation 7:

$$I\_channel\_dc = \frac{0.02 \times V_{ISETA}}{Rcs}$$
(7)

## where

• Rcs is the channel current sensing resistor value.

When using ISETD, the produced  $V_{ISETA}$  by the internal decoder is equal to the product of the effective duty ratio of the ISETD PWM signal ( $D_{ISETD}$ ) and the 3.125-V internal reference voltage. The channel current is determined by Equation 8:

$$IV_{ISETA} = 3.125 V \times D_{ISETD}$$

(8)



Or by Equation 9:

$$V_{CS dc} = 0.0625 V \times D_{ISETD}$$
(9)

Or by Equation 10:

$$I\_channel\_dc = \frac{0.0625 \text{ V} \times \text{D}_{\text{ISETD}}}{\text{Rcs}}$$
(10)

#### 8.3.6 Channel Current Monitor (IOUT1, IOUT2)

The LM5170-Q1 monitors the real time inductor current in each channel at the IOUT1 and IOUT2 pins. The channel current is converted to a small current source scaled by the factors seen in Equation 11 and Equation 12:

$$IOUT1 = \frac{V_{CSI}}{200 \ \Omega} + 25 \ \mu A \tag{11}$$

$$IOUT2 = \frac{V_{CS2}}{200 \ \Omega} + 25 \ \mu A \tag{12}$$

where

- V<sub>CS1</sub> and V<sub>CS2</sub> are the real time current sense voltage of CH-1 and CH-2, respectively
- the 25 µA is a DC offset current superimposed on to the IOUT signals (refer to Figure 8-5).

The DC offset current is introduced to raise the no-load signal above the possible ground noise floor. Because the monitor signal is in the form of current, an accurate reading can be obtained across a termination resistor even if the resistor is located far from the LM5170-Q1 but close to the MCU, thus rejecting potential ground differences between the LM5170-Q1 and the MCU. Figure 8-6 shows a typical channel current monitor through a 9.09-K $\Omega$  termination resistor and a 10-nF to 100-nF ceramic capacitor in parallel. The RC network converts the current monitor signal into a DC voltage proportional to the channel DC current. For example, when the current sense voltage DC component is 50 mVdc, namely V<sub>CS\_dc</sub> = 50 mV, the termination RC network will produce a DC voltage of 2.5 V. Note that the maximum IOUT pin voltage is internally clamped to approximately 4 V.




Figure 8-5. Channel Monitor Current Source vs Current Sense Voltage




Figure 8-6. Channel Current Monitor



## 8.3.7 Cycle-by-Cycle Peak Current Limit (IPK)

The internal 25- $\mu$ A current source and a single external resistor R<sub>IPK</sub> establishes a voltage at the IPK pin to program the cycle-by-cycle current limit threshold. To set the inductor peak current limit value to I<sub>PK</sub>, R<sub>IPK</sub> should satisfy Equation 13:

$$R_{IPK} = \frac{Rcs \times I_{PK}}{1.1 \mu A}$$

(13)

 $I_{PK}$  should be greater than the inductor peak current at full load, and lower than the inductor's rated saturation current  $I_{sat}$ .

Note that when the IPK pin voltage is greater than 4.5 V, either owing to a very large  $R_{IPK}$  value or the pin being open or some other reason, an internal monitor circuit will shut down the switching, preventing the LM5170-Q1 from operating with erroneous peak current limit threshold.

## 8.3.8 Error Amplifier

Each channel of the LM5170-Q1 has an independent gm error amplifier. The output of the error amplifier is connected to the COMP pin, allowing the loop compensation network to be applied between the COMP pins and AGND.

The LM5170-Q1 control loop is the inner current loop of the bidirectional converter system, of which the outer voltage loop can either be controlled by an MCU, a DSP, an FPGA, and so forth, or by an analog circuit. Because the LM5170-Q1 employs the averaged current mode control scheme, the inner loop is basically a first order system. As seen in Figure 8-7, a Type-II compensation network consisting of  $R_{COMP}$ ,  $C_{COMP}$ , and  $C_{HF}$  is adequate to stabilize the LM5170-Q1 inner current loop. Refer to *Section 9.1* for details of the compensation network selection criteria.

#### 8.3.9 Ramp Generator

Refer to Figure 8-7 for the circuit block diagram of the ramp generator, gm error amplifier, PWM comparator, and soft-start control circuit. The VINX pin serves as the supply pin for the ramp generator. Each ramp generator consists of an external RC circuit ( $R_{RAMP}$  and  $C_{RAMP}$ ) and an internal pulldown switch controlled by the clock signal.






Figure 8-7. Error Amplifier, Ramp Generator, Soft Start, and PWM Comparator

When the LM5170-Q1 is enabled,  $C_{RAMP1/2}$  is charged by the VINX pin through  $R_{RAMP1/2}$  at the beginning of each switching cycle. The internal pulldown FET discharges  $C_{RAMP1/2}$  at the end of the cycle within a 200-ns internal, then the pulldown is released, and  $C_{RAMP1/2}$  repeats the charging and discharging cycles. In general the RAMP RC time constant is much greater than the period of a switching cycle. Therefore, the RAMP pin voltages are sawtooth signals with a slope proportional to the HV-Port voltage. In this way the RAMP signals convey the line voltage info. Being directly used by the PWM comparators to determine the instantaneous switching duty cycles, the RAMP signals fulfill the line voltage feedforward function and enable the LM5170-Q1 to have a fast response to line transients.

#### Note

TI recommends users to select appropriate  $R_{RAMP}$  and  $C_{RAMP}$  values by the following equation such that the RAMP pins reach the peak value of approximately 5 V each cycle when VIN is at 48 V.

$$R_{RAMP} = \frac{9.6}{F_{sw} \times C_{RAMP}}$$

(14)

For instance, if  $F_{sw}$  = 100 kHz, and  $C_{RAMP1}$  =  $C_{RAMP2}$  = 1 nF, a resistor of approximately 96 k $\Omega$  should be selected for  $R_{RAMP1}$  and  $R_{RAMP2}$ .



Because  $C_{RAMP1/2}$  must be fully discharged every cycle through the 15- $\Omega$  channel resistor of the pulldown FET within the 150-ns minimum discharging interval,  $C_{RAMP1/2}$  should be limited to be less than 2.5 nF nominal at room temperature.

There is also a valid RAMP signal detection circuit for each channel to prevent the channel from errantly running into the maximum duty cycle if RAMP goes away. It detects the peak voltage of the RAMP signal. If the peak voltage is less than 0.6 V in consecutive cycles, it is considered an invalid RAMP and the channel will stop switching by turning both HO and LO off until the RAMP signal recovers. This 0.6-V voltage threshold defines the minimum operating voltage of the HV-Port to be approximately 5.76 V.

#### 8.3.10 Soft Start

The soft-start feature helps the converter to gradually reach the steady-state operating point, thus reducing start-up stresses and surge currents. With the LM5170-Q1, there are two ways to implement the soft start.

## 8.3.10.1 Soft-Start Control by the SS Pin

Place a ceramic capacitor  $C_{SS}$  between the SS pin and AGND to program the soft-start time. When the EN1 voltage is < 1 V, an internal pulldown switch holds the SS pin at AGND. When the EN1 pin voltage is > 2 V, the SS pulldown is released, and  $C_{SS}$  is charged up slowly by the internal 25-µA current source, as shown in Figure 8-7. The slow ramping SS voltage clamps the COMP1 and COMP2 pins through two separate clamp circuits. Once the SS voltage exceeds the 1-V offset voltage, the PWM duty cycle starts to increase gradually from zero.

When EN1 is pulled below 1 V,  $C_{SS}$  is discharged by the internal pulldown FET. Once this pulldown FET is turned on, it remains on until the SS voltage falls below 0.23 V, which is the threshold voltage indicating the completion of SS discharge.

Note that the EN2 pin does not affect the SS pin. When EN1 and EN2 are enabled together, the CH-2 output will follow CH-1 by going through the same soft-start process. If EN2 is enabled at a later time and CH-1 has already completed soft start, CH-2 will not be affected by the SS pin. This allows the CH-2 current to ramp up quickly to supply the increased load current. However, when SS is pulled low, both CH-1 and CH-2 are affected at the same time.

## 8.3.10.2 Soft Start by MCU Through the ISET Pin

The MCU can control the soft start by gradually ramping up the ISETA voltage, or the ISETD PWM duty ratio, whichever is applicable. When ISETA or ISETD is used to control the soft start, C<sub>SS</sub> should be properly selected to a value such that it does not interfere with the ISETA/D soft start.

## 8.3.10.3 The SS Pin as the Restart Timer

The SS pin also fulfills the function of a restart timer in an OVP event or following a DIR command change:

(1) Restart Timer in OVP: When OVPA or OVPB catches an overvoltage event (refer to *Section 8.3.17*), C<sub>SS</sub> is discharged immediately by the internal pulldown FET, and this FET remains ON as long as the overvoltage condition persists. When the overvoltage condition is removed and after the SS voltage is discharged to below 0.23 V, the SS pulldown is released, setting off a new soft-start cycle. The circuit may run in retry or hiccup mode if the overvoltage condition reappears. The retry frequency is determined by the SS capacitor as well as the nature of the overvoltage condition.

(2) Restart Timer: When DIR dynamically flips its state from 0 to 1, or 1 to 0 during operation,  $C_{SS}$  is first discharged to 0.23 V by the internal pulldown FET, then the pulldown is released to set off a new soft-start cycle to gradually build up the channel current in the new direction. In this way, the channel current overshoot is eliminated.

## 8.3.11 Gate Drive Outputs, Dead Time Programming and Adaptive Dead Time (HO1, HO2, LO1, LO2, DT)

Each channel of the LM5170-Q1 has a robust 5-A (peak) half bridge driver to drive external N-channel power MOSFETs. As shown in Figure 8-8, the low-side drive is directly powered by VCC, and the high-side driver by the bootstrap capacitor  $C_{BT}$ . During the on-time of the low-side driver, the SW pin is pulled down to PGND and  $C_{BT}$  is charged by VCC through the boot diode  $D_{BT}$ . TI recommends selecting a 0.1-µF or larger ceramic capacitor for  $C_{BT}$ , and an ultra-fast diode of 1 A and 100-V ratings for  $D_{BT}$ . TI also strongly recommends users



to add a 2- $\Omega$  to 5- $\Omega$  resistor (R<sub>BT</sub>) in series with D<sub>BT</sub> to limit the surge charging current and improve the noise immunity of the high-side driver.




Figure 8-8. Bootstrap Circuit for High-Side Bias Supply

During start-up in buck mode,  $C_{BT}$  may not be charged initially; the LM5170-Q1 then holds off the high-side driver outputs (HO1 and HO2) and sends LO pulses of 200-ns width in consecutive cycles to pre-charge  $C_{BT}$ . When the boot voltage is greater than the 6.5-V boot UV threshold, the high-side drivers output PWM signals at the HO1 and HO2 pins for normal switching action.

During start-up in boost mode,  $C_{BT}$  is naturally charged by the normal turnon of the low side MOSFET, therefore there is no such 200-ns pre-charge pulse at the LO pins.

To prevent shoot-through between the high-side and low-side power MOSFETs on the same half bridge leg, two types of dead time schemes can be chosen with the DT pin: the programmable dead time or built-in adaptive dead time.

To program the dead time, place a resistor R<sub>DT</sub> across the DT and AGND pins as shown in Figure 8-9.

The dead time t<sub>DT</sub> as depicted in Figure 8-10 is determined by Equation 15:

$$t_{\text{DT}} = R_{\text{DT}} \times 4 \frac{\text{ns}}{k\Omega} + 16 \text{ ns}$$
(15)

Note that this equation is valid for programming  $t_{DT}$  between 20 ns and 250 ns. When the power MOSFET is connected to the gate drive, its gate input capacitance  $C_{ISS}$  becomes a load of the gate drive output, and the HO and LO slew rate are reduced, leading to a reduced effective  $t_{DT}$  between the high- and low-side MOSFETs. The user should evaluate the effective  $t_{DT}$  to make sure it is adequate to prevent shoot-through between the high- and low-side MOSFETs.

When the DT programmability is not used, simply connect the DT pin to VCC as shown in Figure 8-11, to activate the built-in adaptive dead time. The adaptive dead time is implemented by real time monitoring of a driver's output (either HO or LO) by the other driver (LO or HO) of the same half bridge switch leg, as shown in Figure 8-11 and Figure 8-12. Only when a driver's output voltage falls below 1.25 V does the other driver starts turnon. The effectiveness of adaptive dead time is greatly reduced if a series gate resistor is used, or if the PCB traces of the gate drive have excessive impedance due to poor layout design.






Figure 8-9. Dead Time Programming With DT Pin (Only One Channel is Shown)




Figure 8-10. Gate Drive Dead Time (Only One Channel is Shown)





Figure 8-11. Dead Time Programming With DT Pin (Only One Channel is Shown)

Fosc

(in Standalone)



$$D_{MAX} = 1 - (200 \text{ ns} + t_{DT}) \times F_{sw}$$

where

• t<sub>DT</sub> is the dead time given by (15) or the adaptive dead time, whichever applicable.

This maximum duty cycle limits the minimum voltage step-down ratio in buck mode operation, and the maximum step-up ratio in boost mode operation.

Note that the maximum COMP voltage is clamped at approximately 1.5 V higher than the RAMP peak voltage. This prevents the COMP voltage from moving too far above the RAMP voltage which could cause longer recovery time during a large scale upward step load response.

## 8.3.13 Oscillator (OSC)

The LM5170-Q1 oscillator frequency is set by the external resistor  $R_{OSC}$  connected between the OSC pin and AGND, as shown in Figure 8-13. The OSC pin must never be left open whether or not an external clock is present. To set a desired oscillator frequency  $F_{OSC}$ ,  $R_{OSC}$  is approximately determined by Equation 17:

$$\mathsf{R}_{\mathsf{OSC}} = \frac{40 \ \mathsf{k}\Omega \times 100 \ \mathsf{kHz}}{\mathsf{F}_{\mathsf{OSC}}} \tag{17}$$

R<sub>OSC</sub> must be placed as close as possible to the OSC and AGND pins. Take the tolerance of the external resistor and the frequency tolerance indicated in *Section 7.5* into account when determining the worst case operating frequency.

The LM5170-Q1 also includes a Phase-Locked Loop (PLL) circuit to manage multiphase interleaving phase angle as well as the synchronization to the external clock applied at the SYNCIN pin. When no external clock is present, the converter operates at the oscillator frequency given by Equation 17. If an external clock signal of a frequency within  $\pm$  20% of F<sub>SW</sub> is applied (see *Section 8.3.14*), the converter will switch at the frequency of the external clock F<sub>EX CLK</sub>, namely Equation 18:

$$F_{SW} = \begin{cases} F_{EX\_CLK} & \text{(in Synchronization)} \end{cases}$$
 (18)  
wo internal clock signals CLK1 and CLK2 are produced to control the interleaving operation of CH-1 and CH

Two internal clock signals CLK1 and CLK2 are produced to control the interleaving operation of CH-1 and CH-2, respectively. The third clock signal is output at the SYNCOUT pin. All these three clock signals run at the same frequency of  $F_{SW}$ . The phase angles among these three clock signals are controlled by the state of the OPT pin. See Section 8.4.1 for details.



8.3.12 PWM Comparator




Figure 8-12. Adaptive Dead Time (Only One Channel is Shown)

Each channel of the LM5170-Q1 has a pulse width modulator (PWM) employing a high-speed comparator. It compares the RAMP pin signal and the COMP pin signal to produce the PWM duty cycle. Note that the COMP signal passes through a 1-V DC offset before it is applied to the PWM comparator, as shown in Figure 8-7. Owing to this DC offset, the duty cycle can reduce to zero when the COMP pin or SS pin is pulled lower than 1 V. The maximum duty cycle is limited by the 200-ns minimum off-time. Note that the programmed dead time






Figure 8-13. Oscillator and Interleaving Clock Programming

## 8.3.14 Synchronization to an External Clock (SYNCIN, SYNCOUT)

The LM5170-Q1 can synchronize to an external clock if  $F_{EX\_CLK}$  is within ±20% of  $F_{OSC}$ . The SYNCIN clock pulse width should be in the range of 100 ns to 500 ns, with a high voltage level > 2 V and low voltage level < 1 V.

 $F_{EX\_CLK}$  can be adjusted dynamically. However the LM5170-Q1 PLL takes approximately 500 µs to settle down to the newly asserted frequency. During the PLL transient, the instantaneous  $F_{SW}$  may temporarily drop by 25%. To avoid overstress during the transient, TI recommends the user to reduce the load current to less than 50% by lowering the ISETA voltage or ISETD duty, or to simply turn off the dual-channels by setting EN1 = EN2 = 0 when making an the external clock change.

## 8.3.15 Diode Emulation

The LM5170-Q1 has a built-in diode emulation function. Each channel has a real time current zero crossing detector to monitor instantaneous  $V_{CS}$ . When  $V_{CS}$  is detected to cross zero, the LM5170-Q1 turns off the gate drive of the synchronous rectifier to prevent negative current. In this way, the negative current is prevented and the light load efficiency is improved. Figure 8-14 shows key waveforms of a typical operation transiting into the diode emulation mode.




Figure 8-14. Diode Emulation Operation

To obtain optimal diode emulation performance, it requires the  $V_{CS}$  signal to be accurate in real time. Any signal distortion caused by parasitic inductances in the current sense resistor or sensing traces may lead to erroneous zero crossing detection and cause non-optimal diode emulation operation, and the sync FET may be turned off



while the current is still high in the positive direction. See *Section 9.1* for coping with current sense parasitic inductances for optimal diode emulation operation.

#### 8.3.16 Power MOSFET Failure Detection and Failure Protection (nFAULT, BRKG, BRKS)

The LM5170-Q1 includes a circuit to detect a MOSFET switch short-circuit failure during start-up. If a MOSFET drain and source are found shorted, the LM5170-Q1 pulls down the nFAULT pin to flag the fault, and the controller remains in an OFF state. This feature prevents the LM5170-Q1 from starting with a short-circuit-failed MOSFET, thereby preventing catastrophic failures.

The LM5170-Q1 also integrates a control circuit to control the circuit breaker. As shown in Figure 8-15, the circuit breaker consists of a pair of back-to-back MOSFETs. When the breaker is off, the current path between the HV-Port and LV-Port is cut-off so as to prevent possible catastrophic failures.

#### Note

The failure detection function must be deactivated if the circuit breaker is not present, or if the circuit breaker FETs are not controlled by the LM5170-Q1.

#### 8.3.16.1 Failure Detection Selection at the SYNCOUT Pin

Depending on application preference, the failure detection function can be activated or deactivated by the SYNCOUT pin. During start-up, the LM5170-Q1 first detects the external resistor attached to the SYNCOUT pin. To enable the failure detection function, do not place resistor between the SYNCOUT and AGND pins (refer to Figure 8-15 or Figure 8-16).

To disable the failure detection function, place a  $10-k\Omega$  resistor between the SYNCOUT and AGND pins, as shown in Figure 8-17, and the LM5170-Q1 skips the 2- to 3-ms interval of MOSFET failure detection. Instead, it will activate the standby mode in approximately 300 µs after VCC is above 8.5 V and UVLO is greater than 2.5 V. If the circuit breaker is not present or not controlled by the LM5170-Q1, do not leave the BRKG and BRKS pins floating, but terminate the BRKG and BRKS pins with 20-k $\Omega$  resistors as shown in Figure 8-17.

#### 8.3.16.2 Nominal Circuit Breaker Function

If the failure detection function is enabled, which also implies the circuit breaker being controlled by the LM5170-Q1, the LM5170-Q1 will perform a MOSFET failure detection during start-up. The detection starts after the UVLO is pulled higher than 2.5 V and VCC above 8.5 V. The detection operation lasts for 2 to 3 ms. During the detection, the LM5170-Q1 checks the high-side and low-side MOSFETs of both channels as well as the circuit breaker MOSFETs to see if any of them has drain-to-source shorted. If no failure is detected, a 330-µA current source at the BRKG pin is turned on to charge up the breaker MOSFET gates. When the BRKG to BRKS voltage rises above 8.5 V, the LM5170-Q1 enters standby mode, waiting for the EN1 and EN2 commands to operate in power delivery mode. The voltage across BRKG and BRKS is internally clamped to 12 V, preventing overvoltage stress on the breaker MOSFET gates.

If a failure of any MOSFET is detected, the LM5170-Q1 immediately pulls the nFAULT pin low, and keeps the LM5170-Q1 in a latched shutdown mode, thereby preventing catastrophic failure.

The nFAULT pin can also be externally pulled low during normal operation and the LM5170-Q1 immediately turns off the circuit breaker and stays in a latched shutdown. There is a 2-µs glitch filter at the nFAULT pin to prevent errant shutdown by possible noises at the nFAULT pin.

To release the nFAULT shutdown latch, it requires the UVLO pin to be externally forced below 1.25 V, or VCC is below 8 V.


Figure 8-15 and Figure 8-16 show two ways to use the circuit breaker function. A TVS is recommended to prevent surge voltage when the circuit breaker is turned off during operation.


The BRKG 330- $\mu$ A current source is powered by the VIN pin, or the HV-Port. Therefore, the differential voltage between the HV-Port and LV-Port should be greater than 10 V to ensure that BRKG to BRKS voltage can establish > 8.5 V and allow the LM5170-Q1 to enter power delivery mode. The BRKG to BRKS voltage is internally clamped to 12 V if the differential voltage of the two ports is greater.




The load dump transient at the LV-Port may raise the rail voltage and reduce the differential voltage of the two ports to below 10 V. To maintain the circuit breaker to be closed during the transient, TI recommends adding a 1-nF to 10-nF capacitor across BRKG and BRKS to hold the gate voltage during the transient.


Note that the BRKG 330-µA current source will always be turned on once the LM5170 starts up. If the failure detection mode is deactivated, the LM5170-Q1 will also skip checking the BRKG to BRKS votlage condition. Therefore, the circuit breaker can still be controlled by the LM5170-Q1 even if the failure detection is deactivated. If the steady-state differential voltage between the HV-Port and LV-Port is less than 10 V during power up, TI does not recommend the user to activate the failure detection function. Also, if the differential voltage is less than 8 V, TI recommends not to use the circuit breaker function of the LM5170-Q1 at all.















#### 8.3.17 Overvoltage Protection (OVPA, OVPB)

As shown in Figure 8-18 and Figure 8-19, the LM5170-Q1 includes the overvoltage protection function for both HV-Port and LV-Port. Use the OVPA pin for the HV-Port protection, and the OVPB pin for the LV-Port protection. It should be pointed out that the OVPB protection function is disabled during the boost operation mode, while the OVPA function is always enabled in both buck or boost operation modes.

#### 8.3.17.1 HV-V- Port OVP (OVPA)

A dedicated comparator monitors the HV-Port voltage through a resistor divider. The divider consists of an internal 3-Meg $\Omega$  pullup resistor between the VINX and OVPA pins, and an external pulldown resistor between the OVPA pin and AGND. When the OVPA pin voltage exceeds the 1.185-V threshold, both HOs and LOs are turned off. At the same time C<sub>SS</sub> is discharged, preparing for the restart through soft start when the OV alarm is removed. See Section 8.3.10 for details.

#### 8.3.17.2 LV-Port OVP (OVPB)

A dedicated comparator monitors the LV-Port voltage through a resistor divider. The divider consists of the internal 1-Meg $\Omega$  pullup resistor between the CSB1 and OVPB pins, and an external pulldown resistor between the OVPB pin and AGND. When the OVPB pin voltage exceeds the 1.185-V threshold, both HOs and LOs are turned off. At the same time the SS capacitor is discharged, preparing to restart through soft start when the OV alarm is removed. See Section 8.3.10 for details.

Note the hysteresis voltage of both OVPA and OVPB comparators is approximately 100 mV. There are 5-µs built-in glitch filters for both OVPA and OVPB comparators. In addition, a small capacitor can be considered to place from the OVP pins to AGND. All these will help prevent errant operation by possible noises on the OVPA and OVPB signals.




Figure 8-18. Overvoltage Protection: When Circuit Breaker Function is Not Used






Figure 8-19. Overvoltage Protection: When Circuit Breaker Function is Used



## 8.4 Device Functional Modes

## 8.4.1 Multiphase Configurations (SYNCOUT, OPT)

There are various options to make multiphase configurations.

#### 8.4.1.1 Multiphase in Star Configuration

Each LM5170 synchronizes to an external clock, and the clock signals should have appropriate phase delays among them for proper multiphase interleaving operation. The interleave angle between the two phases of each LM5170-Q1 can be programmed to 180° or 240° by the OPT pin.Table 8-1 summarizes the settings of the external clocks and the OPT pin state for multiphase configurations.

NUMBER OF PHASES	PHASE SHIFT BETWEEN EXTERNAL CLOCKS FOR MULTIPHASE INTERLEAVING	OPT LOGIC STATE <sup>(1)</sup>	CH-2 PHASE LAGGING VS CH-1	NUMBER OF LM5170- Q1 CONTROLLERS NEEDED	NUMBER OF EXTERNAL CLOCKS NEEDED
2	180°	1	180°	1	1 or 0
3	120°	0	240°	2	2
4	90°	1	180°	2	2
6	60° or 120°	1	180°	3	3
8	45°	1	180°	4	4
2xN	(180° / N)	1	180°	N	Ν

Table 8-1. Multiphase Configurations With Individual External Clock

(1) OPT State = 0 when the pin connects to AGND, and 1 when the pin voltage is > 2.5 V.




Figure 8-20. Example of Six Phase Star Configuration



#### 8.4.1.2 Configuration of 2, 3, or 4 Phases in Master-Slave Daisy-Chain Configurations

This can be used to achieve 1, 2, 3, or 4 phases without using an external clock. Table 8-2 summarizes the OPT settings for the daisy-chain multiphase configurations. Figure 8-21 shows the daisy-chain connections for multiphase configurations.

NUMBER OF PHASES	OPT LOGIC STATE <sup>(1)</sup>	CH-2 PHASE LAGGING VS CH-1	SYNCOUT PHASE LAGGING VS CH-1	01 CONTROLLERS	NUMBER OF EXTERNAL CLOCKS NEEDED
2	1	180°	90°	1	0 or 1
3	0	240°	120°	2	0 or 1
4	1	180°	90°	2	0 or 1

 Table 8-2. Multiphase Configurations With Built-In Daisy-Chain Master-Slave Configuration

(1) OPT State = 0 when the pin connects to AGND, and 1 when the pin voltage is > 2.5 V.




Figure 8-21. Three or Four Phases Interchangeable Configuration

#### 8.4.1.3 Configuration of 6 or 8 Phases in Master-Slave Daisy-Chain Configurations

To configure 6 or 8 phases, it requires two daisy chains shown in Figure 8-22 through Figure 8-25. Note that two phase-shifted external clock signals are required for proper interleaving operation. When external clock signals are not available, the 6-phase can be configured in 120° interleaving, and 8-phase in 90° interleaving by daisy chain (refer to Figure 8-23 and Figure 8-25), in which two phases of the system are synchronized in phase.






Figure 8-22. Six Phases 60° Interleaving Configuration




Figure 8-23. Six Phases 120° Interleaving Configuration






Figure 8-24. Eight Phases 45° Interleaving Configuration






Figure 8-25. Eight Phases 90° Interleaving Configuration

## 8.4.2 Multiphase Total Current Monitoring

To minimize the number to signal lines, multichannel monitors can be combined into a total current monitor. Figure 8-26 shows an example of total current monitor of a three phase system in which the unused fourth phase monitor (U2-IOUT2) is grounded.





Figure 8-26. 3-Phase Total Current Monitor




# 8.5 Programming

#### 8.5.1 Dynamic Dead Time Adjustment

In addition to a fixed dead time programming by  $R_{DT}$ , the dead time can be dynamically adjusted either by applying an analog voltage or a PWM signal as shown in Figure 8-27. Varying the analog voltage or the duty ratio of the PWM signal will adjust the DT programming. For analog adjustment, a single stage RC filter is recommended to filter out any possible noise. For PWM adjustment, a two-stage RC filter is recommended to minimize the ripple voltage resulted on the DT pin.



(a) Adjustment by Analog Voltage



(b) Dynamic Dead Time Adjustment



When an analog voltage is applied, the resulted dead time is determined by Equation 19:

$$t_{DT}(V_{ADJ}) = \left(\frac{1}{R_{DT}} + \frac{1}{R_{ADJ1} + R_{AJD2}} - \frac{0.8 \times V_{ADJ}}{R_{ADJ1} + R_{ADJ2}}\right)^{-1} \times 4\frac{ns}{k\Omega} + 16 \text{ ns}$$
(19)

where

• V<sub>ADJ</sub> is the analog voltage used to adjust the dead time

When a PWM signal is applied, the resulted dead time is determined by Equation 20:

$$t_{DT}(D_{ADJ}) = \left(\frac{1}{R_{DT}} + \frac{1}{R_{ADJ1} + R_{AJD2} + R_{AJD3}} - \frac{0.8 \times \left[ (V_{HI} - V_{LO}) \times D_{ADJ} + V_{LO} \right]}{R_{ADJ1} + R_{ADJ2} + R_{ADJ3}} \right)^{-1} \times 4 \frac{ns}{k\Omega} + 16 \text{ ns}$$
(20)

where

- V<sub>HI</sub> and V<sub>LO</sub> are the high and low voltage levels of the PWM signal, respectively,
- D<sub>ADJ</sub> is the duty factor of the PWM signal.

# 8.5.2 Optional UVLO Programming

The UVLO pin is the LM5170-Q1's master enable pin. It can be directly controlled by an external control unit like an MCU.



(22)

Nevertheless, the UVLO pin can also fulfill the undervoltage lockout function of a particular power rail. The rail can be either the HV-Port, or the LV-Port, or VCC. Use a resistor divider to set the UVLO threshold, as shown in Figure 8-28. The divider should satisfy Equation 21:


$$\frac{R_{UVLO2}}{R_{UVLO1} + R_{UVLO2}} \times V_{UVLO} = 2.5 \text{ V}$$
(21)

The UVLO hysteresis is accomplished with an internal 25- $\mu$ A current source. When UVLO > 2.5 V, the current source is activated to instantly raise the voltage at the UVLO pin. When the UVLO pin voltage falls below the 2.5-V threshold the current source is turned off, causing the voltage at the UVLO pin to fall. The UVLO hysteresis is determined by Equation 22:

$$V_{HYS} = R_{UVLO1} \times 25 \ \mu A$$

An optional ceramic capacitor  $C_{UVLO}$  can be placed in parallel with  $R_{UVLO2}$  to improve the noise immunity.  $C_{UVLO}$  is usually between 1 nF to 10 nF. A large  $C_{UVLO}$  may cause excessive delay to respond to a real UVLO event.

If Equation 22 does not provide adequate hysteresis voltage, the user can add  $R_{UVLO3}$  as shown in Figure 8-29. The hysteresis voltage is thus given by Equation 23:







# 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 9.1 Application Information

The LM5170-Q1 is suitable for the bidirectional DC-DC converters for the automotive 48-V and 12-V dual battery systems, and battery backup systems. It can also create stackable, high power, unidirectional buck or boost converters with balanced power sharing among multiphases.

#### 9.1.1 Typical Key Waveforms

The following describes the typical power up sequence of the LM5170-Q1 bidirectional converter in a 48-V to 12-V dual battery system.



# 9.1.1.1 Typical Power-Up Sequence

Figure 9-1 shows key waveforms of power-up sequence.




Figure 9-1. Typical Turnon Sequence Key Waveforms

# 9.1.1.2 One to Eight Phase Programming

Figure 9-2 and Table 9-1 show a typical logic control signals and external clock requirements to run an eight phase system


LM5170-Q1 SNVSAQ6D – NOVEMBER 2016 – REVISED AUGUST 2021



	Table 9-1. Multiphase Programming1Φ2Φ3Φ4Φ6Φ8Φ										
						04					
A7	0	0	0	0	0	1					
A6	0	0	0	0	0	1					
A5	0	0	0	0	1	1					
A4	0	0	0	0	1	1					
A3	0	0	0	1	1	1					
A2	0	0	1	1	1	1					
A1	0	1	1	1	1	1					
A0	1	1	1	1	1	1					
OPT (B0)	1	1	0	1	1	1					
SYNC (C0)	_	_	_	_	0°	0°					
C1	—		_	_	60°	45°					

M. . . 141 .... h. ...

Table 0 4





## 9.1.2 Inner Current Loop Small Signal Models

The following describes the inner current loop that is controlled by the LM5170-Q1. The outer voltage loop should be managed by the MCU, or by an external analog circuit. The interface signals between the inner current loop and outer voltage loop are basically the DIR and ISET signals, of which the DIR signal controls the current direction, and the ISET signal carries the error information of the outer voltage loop.



### 9.1.2.1 Small Signal Model

Figure 9-3 shows the current loop block diagram. The power plant transfer function from the error voltage (Vea) to the channel inductor current ( $i_{Lm}$ ) is determined by the following, regardless the current flow direction.




Figure 9-3. Control Loop Block Diagram

$$H(s) = \frac{\hat{L}_{m}}{\hat{V}_{ea}} = \frac{1}{K_{FF} \times (R_{CS} + R_{S})} \times \frac{1}{s \times \frac{L_{m}}{R_{CS} + R_{S}} + 1}$$
(24)

#### where

- L<sub>m</sub> is the power inductor,
- R<sub>CS</sub> the current sense resistor,
- $R_S^{o}$  the equivalent total resistance along the current path excluding  $R_{CS}$ ,
- K<sub>FF</sub> the ramp generator coefficient. When the RAMP signal is generated per Equation 14, K<sub>FF</sub> = 0.104.

## 9.1.2.2 Inner Current Loop Compensation

Equation 24 indicates that the power plant is basically a first-order system. A Type-II compensator as shown in Figure 9-3 is adequate to stabilize the loop for both buck and boost mode operations.

Assuming the output impedance of the gm amplifier is  $R_{GM}$ , the gain from the inductor to the output of gm amplifier is determined by Equation 25:

$$G(s) = \frac{\hat{V}_{ea}}{\hat{L}_{m}} = 50 \times R_{CS} \times Gm \times [R_{GM} \ \text{II} \ Z_{COMP}(s)]$$
(25)

#### where

- the coefficient 50 is the current sense amplifier gain;
- Gm is the transconductance of the gm error amplifier, which is 1 mA/V;
- Z<sub>COMP</sub>(s) is the equivalent impedance of the compensation network seen at the COMP pin (see Equation 26)



$$Z_{\text{COMP}}(s) = \frac{1}{C_{\text{HF}} + C_{\text{COMP}}} \times \frac{1 + s \times R_{\text{COMP}} \times C_{\text{COMP}}}{s \times \left(1 + s \times R_{\text{COMP}} \times \frac{C_{\text{HF}} \times C_{\text{COMP}}}{C_{\text{HF}} + C_{\text{COMP}}}\right)}$$
(26)

Usually C<sub>HF</sub> is << C<sub>COMP</sub>. Thus Equation 26 can be simplified to Equation 27:

$$Z_{\text{COMP}}(s) = \frac{1}{C_{\text{COMP}}} \times \frac{1 + s \times R_{\text{COMP}} \times C_{\text{COMP}}}{s \times (1 + s \times R_{\text{COMP}} \times C_{\text{HF}})}$$
(27)

Because  $R_{GM}$  is > 5 Meg $\Omega$ , and the frequency range for loop compensation is usually above a few kHz, the effects of RGM on the loop gain in the interested frequency range becomes negligible. Therefore, substituting Equation 28 into Equation 25, and neglecting  $R_{GM}$ , one can get the following:

$$G(s) = \frac{\hat{V}_{ea}}{\hat{i}_{m}} = \frac{50 \times R_{CS} \times Gm}{C_{COMP}} \times \frac{1 + s \times R_{COMP} \times C_{COMP}}{s \times (1 + s \times R_{COMP} \times C_{HF})}$$
(28)

The total open-loop gain of the inner current loop is the product of H(s) and G(s):

$$G_{total}(s) = H(s) \times G(s)$$
 (29)

Or:

$$G_{total}(s) = \frac{1}{K_{FF} \times (R_{CS} + R_S) \times C_{COMP}} \times \frac{50 \times R_{CS} \times Gm}{s \times \frac{L_m}{R_{CS} + R_S} + 1} \times \frac{1 + s \times R_{COMP} \times C_{COMP}}{s \times (1 + s \times R_{COMP} \times C_{HF})}$$
(30)

The poles and zeros of the total loop transfer function are determined by:

$$f_{p1} = 0$$
 (31)

$$f_{p2} = \frac{(R_{CS} + R_S)}{2\pi \times L_m}$$
(32)

$$f_{p3} = \frac{1}{2\pi \times R_{COMP} \times C_{HF}}$$
(33)

$$f_{z} = \frac{1}{2\pi \times R_{COMP} \times C_{COMP}}$$
(34)

To tailor the total inner current loop gain to cross over at f<sub>CO</sub>, select the components of the compensation network according to the following guidelines, then fine tune the network for optimal loop performance.

- 1. The zero  $f_z$  is placed at the power stage pole  $f_{p2}$ ,
- 2. The pole fp3 is placed at approximately two decade higher then fCO,
- 3. The total open-loop gain is set to unity at f<sub>CO</sub>, namely,

$$\left|\mathsf{H}(2\mathsf{i} \times \pi \times \mathsf{f}_{\mathsf{CO}}) \times \mathsf{G}(2\mathsf{i} \times \pi \times \mathsf{f}_{\mathsf{CO}})\right| = 1 \tag{35}$$

Therefore, the compensation components can be derived from the above equations, as shown in Equation 36.



$$\begin{cases} R_{COMP} = \frac{1}{50 \times R_{CS} \times Gm \times |H(2i \times \pi \times f_{CO})|} = \frac{K_{FF}}{50 \times R_{CS} \times Gm} \times |2i \times \pi \times f_{CO} \times L_m + (R_{CS} + R_S)| \\ C_{COMP} = \frac{L_m}{(R_{CS} + R_S) \times R_{COMP}} \\ C_{HF} = \frac{C_{COMP}}{100} \end{cases}$$
(36)

9.1.3 Compensating for the Non-Ideal Current Sense Resistor

TI strongly recommends employing a non-inductive resistor for  $R_{CS}$ . Even a few nH of inductance will cause the current sense signal to be remarkably distorted, as shown in Figure 9-4. The adversary consequences include reduced peak current limit than actually programmed and false current zero-crossing detection well above 0 A. The former may reduce the available maximum current to be delivered; and the latter will terminate the sync FET gate early and the body diode is used to conduct the remaining current, thereby reducing the efficiency as well as the accuracies of the channel DC current regulation and IOUT monitors under light load.

When the current sense resistor has some parasitic inductance, it is necessary to compensate the effects of inductance with an RC circuit, as shown in Figure 9-5. The user should place a 1- $\Omega$  resistor in each of the current sense signal path, and the selection of C<sub>CS</sub> should satisfy Equation 37, assuming the inductance of the current sense resistor is L<sub>CS</sub>:

$$C_{CS} = \frac{L_{CS}}{2 \Omega \times R_{CS}}$$
(37)

For instance, if  $R_{CS}$  =1 m $\Omega$ ,  $L_{CS}$  = 1 nH, the required compensation capacitor  $C_{CS}$  should be approximately 0.5  $\mu$ F.

Note that selecting  $C_{CS}$  greater than the value given by Equation 37 would over compensate the inductance and consequently defer the current zero crossing detection point to a negative current. Excessively larger capacitor should not be used to prevent malfunction of the controller.






Figure 9-4. Effects of Parasitic Inductance on the Current Sense Signal and Zero Crossing Detection




Figure 9-5. Compensation Network to Compensate the Current Sense Resistor's Parasitic Inductance



## 9.1.4 Outer Voltage Loop Control

The LM5170-Q1 serves as a current regulator that regulates the DC component of the power inductor current to the value programmed at the ISETA pin. To regulate the output voltage, an outer voltage loop should be employed. The outer voltage loop can be implemented with an analog circuit (see Figure 9-6) or a digital circuit like an MCU (see Figure 9-7). The error voltage signal of the output voltage loop is the ISET command for the inner current loop.TI advises that the outer voltage loop crossover frequency should be one decade below that of the inner current loop crossover frequency  $f_{CO}$ . Refer to the LM5170-Q1 Design Calculator for the loop compensation guidance.




Figure 9-6. Analog Outer Voltage Loop Control




Figure 9-7. Digital Outer Voltage Loop Control

# 9.2 Typical Application

# 9.2.1 60-A, Dual-Phase, 48-V to 12-V Bidirectional Converter

A typical application example is a 60-A, dual-phase bidirectional converter as shown in Figure 9-8. The HV-Port voltage range is 32 V to 70 V and the LV-Port 0 V to 23 V. Each phase is able to deliver 30-Adc current through the inductor.




Figure 9-8. Schematic of the Example Dual-Phase Bidirectional Converter

# 9.2.1.1 Design Requirements

Table 9-2 lists the design parameters for this example.



Table 9-2. Design Parameters								
PARAMETER	EXAMPLE VALUE	NOTE						
V <sub>LV_min</sub>	6 V	LV-Port minimum operating voltage						
V <sub>LV_reg</sub>	14 V	LV-Port nominal voltage						
V <sub>LV_max</sub>	23 V	LV-Port maximum operating voltage						
V <sub>HV_min</sub>	32 V	HV-Port minimum operating voltage						
V <sub>HV_reg</sub>	50 V	HV-Port nominal operating voltage						
V <sub>HV_max</sub>	70 V	HV-Port maximum operating voltage						
F <sub>sw</sub>	100 kHz	Switching frequency						
I <sub>max</sub>	30 A	Maximum channel DC current, bidirectional						
I <sub>total</sub>	60 A	Total bidirectional DC at the LV-Port						

#### 9.2.1.2 Detailed Design Procedure

#### 9.2.1.2.1 Determining the Duty Cycle

Obviously, the duty cycles are determined by Equation 38 through Equation 41:

$$D_{BK\_min} = \frac{V_{LV\_reg}}{V_{HV max}} = \frac{14 \text{ V}}{70 \text{ V}} = 0.2$$
(38)

$$D_{BK\_max} = \frac{V_{LV\_reg}}{V_{HV\,min}} = \frac{14}{32} \frac{V}{V} = 0.438$$
(39)

$$D_{BST\_min} = \frac{V_{HV\_reg} - V_{LV\_max}}{V_{HV\_reg}} = \frac{50 \ V - 23 \ V}{50 \ V} = 0.54$$
(40)

$$D_{BST_max} = \frac{V_{HV_reg} - V_{LV_min}}{V_{HV_reg}} = \frac{50 \ V - 6 \ V}{50 \ V} = 0.88$$
(41)

#### 9.2.1.2.2 Oscillator Programming

To operate the converter at the desired switching frequency  $F_{SW}$ , select the  $R_{OSC}$  by satisfying Equation 17, namely,

$$\mathsf{R}_{\mathsf{OSC}} = \frac{40 \text{ k}\Omega \times 100 \text{ kHz}}{100 \text{ kHz}} = 40 \text{ k}\Omega \tag{42}$$

Choose the closest standard resistor, that is,  $R_{OSC}$  =40.2 k $\Omega$ .

#### 9.2.1.2.3 Power Inductor, RMS and Peak Currents

The inductor current has a triangle waveform, as shown in Figure 9-4. TI recommends selecting an inductor such that its peak-to-peak ripple current is less than 80% of the channel inductor full load DC current. Therefore, the inductor should satisfy Equation 43:

$$L_{m} \geq \frac{V_{LV\_reg} \times (1 - D_{BK\_min})}{80\% \times I_{max} \times F_{sw}} = \frac{14 \text{ V} \times (1 - 0.2)}{0.8 \times 30 \text{ A} \times 100 \text{ kHz}} = 4.67 \text{ }\mu\text{H}$$
(43)

Select  $L_m = 4.7 \mu H$ .

Then, the actual inductor peak to peak inductor current is determined by Equation 44:

#### Copyright © 2021 Texas Instruments Incorporated

LM5170-Q1 SNVSAQ6D – NOVEMBER 2016 – REVISED AUGUST 2021

. .

$$I_{pk-pk} = \frac{V_{LV\_reg} \times (1 - D_{BK\_min})}{L_m \times F_{sw}} = \frac{14 \text{ V} \times (1 - 0.2)}{4.7 \text{ }\mu\text{H} \times 100 \text{ }k\text{Hz}} = 23.83 \text{ A}$$
(44)

The peak inductor current is determined by Equation 45:

$$I_{\text{peak}} = I_{\text{max}} + \frac{I_{\text{pk-pk}}}{2} = 30 \text{ A} + \frac{23.83}{2} = 41.9 \text{ A}$$
(45)

Select an inductor that has a saturation current  $I_{sat}$  at least 20% greater than  $I_{peak}$  to ensure full power with adequate margin. In this example, TI recommends selecting an inductor of  $I_{sat} > 49$  A.

The power inductor's full load Root Mean Square (RMS) current I<sub>LM\_RMS</sub> determines its conduction losses. The RMS current is given by Equation 46:

$$I_{Lm_RMS} = \sqrt{I_{max}^2 + \frac{1}{12} \times I_{pk-pk}^2} = 30.8 \text{ A}$$
(46)

#### 9.2.1.2.4 Current Sense (R<sub>CS</sub>)

To achieve the highest regulation accuracy over wider load range, the user should target to create 50-mV of  $V_{CS}$  at full current. Therefore,  $R_{CS}$  should be selected as Equation 47:

$$R_{CS} \le \frac{50 \text{ mV}}{I_{max}} = \frac{50 \text{ mV}}{30 \text{ A}} = 1.667 \text{ m}\Omega$$
(47)

Ideally, a 1.5-m $\Omega$  current sense resistor should be chosen for this example. However, owing to availability, a standard non-inductive 1-m $\Omega$  current sense resistor is selected, namely,

$$R_{\rm CS} = 1.0 \ \rm m\Omega \tag{48}$$

Because  $R_{CS}$  conducts the same current as the power inductor, its power dissipation is also determined by  $I_{Lm RMS}$ .

If the selected  $R_{CS}$  has parasitic inductance (assuming it is 1 nH), it should be compensated, and the compensation capacitor  $C_{CS}$  should satisfy Equation 37.

$$C_{CS} = \frac{L_{CS}}{2 \Omega \times R_{CS}} = \frac{1 \text{ nH}}{2 \Omega \times 1 \text{ m}\Omega} = 0.5 \ \mu\text{F}$$
(49)

Select the closest standard capacitor,  $C_{CS} = 0.47 \ \mu F$ .

For optimal performance, it is good practice to add a 100-pF ceramic capacitor at each current sense pin to filter out common-mode noise, as shown in Figure 9-9.

RUMENTS

www.ti.com






Figure 9-9. Current Sense With Compensation to Cancel the Effects of Parasitic Inductances

#### 9.2.1.2.5 Current Setting Limits (ISETA or ISETD)

TI recommends setting a hard limit of the maximum current programming signal such that the converter cannot be over driven by an errant current programming signal. Assume the converter is allowed up to 10% overloading current. Refer to Equation 7, the analog current setting signal ISETA should be limited by the following voltage level:

$$V_{\text{ISETA}_{max}} \le \frac{110\% \times I_{max} \times R_{\text{CS}}}{0.02} = \frac{110\% \times 30 \text{ A} \times 1 \text{ m}\Omega}{0.02} = 1.65 \text{ V}$$
(50)

Refer to Equation 10, the PWM current setting signal ISETD should be limited by the following duty cycle:

$$D_{\text{ISETD}_max} \le \frac{110\% \times I_{\text{max}} \times R_{\text{CS}}}{0.0625 \text{ V}} = \frac{110\% \times 30 \text{ A} \times 1 \text{ m}\Omega}{0.0625 \text{ V}} = 52.8\%$$
(51)

#### 9.2.1.2.6 Peak Current Limit

One purpose of the peak current limit is to protect the power inductor from saturation. Select  $R_{IPK}$  such that the peak current limit threshold is 5~10% greater than  $I_{peak}$ . According to Equation 13, one gets:

$$R_{IPK} = \frac{R_{CS} \times 105\% \times I_{peak}}{1.1 \,\mu A} = \frac{1 \,m\Omega \times 105\% \times 41.9 \,A}{1.1 \,\mu A} = 40 \,\,k\Omega$$
(52)

Select  $R_{IPK}$  = 40.2 k $\Omega$ , which results in a nominal inductor peak current limit of 44.2 A per channel.



#### 9.2.1.2.7 Power MOSFETS

The power MOSFETs must be chosen with a  $V_{DS}$  rating capable of withstanding the maximum HV-port voltage plus transient spikes (ringing). In this example, the maximum HV-rail voltage is 70 V. Selecting the 80 V rated MOSFETs will allow 10-V transient spikes.

When the voltage rating is determined, select the MOSFETs by making tradeoffs between the MOSFET  $R_{ds(ON)}$  and total gate charge Qg to balance the conduction and switching losses. For high power applications, parallel MOSFETs to share total power and reduce the dissipation on any individual MOSFET, hence relieving the thermal stress. The conduction losses in each MOSFET is determined by Equation 53.

$$P_{Q\_cond} = \frac{1.8 \times R_{ds(ON)}}{N} \times I_{Q\_RMS}^2$$
(53)

where

- N is the number of MOSFETs in parallel
- 1.8 is the approximate temperature coefficient of the Rds(ON) at 125 °C
- and the total RMS switch current I<sub>Q RMS</sub> is approximately determined by Equation 54

$$I_{Q\_RMS} \approx \sqrt{D_{max}} \times I_{max} = \sqrt{D_{max}} \times I_{max}$$
(54)

where

• D<sub>max</sub> is the maximum duty cycle, either in the buck mode or boost mode.

The switching transient rise and fall times are approximately determined by:

$$\Delta t_{\text{rise}} \approx \frac{N \times Q_{\text{g}}}{4 \text{ A}}$$
(55)

$$\Delta t_{\text{fall}} \approx \frac{N \times Q_{\text{g}}}{5 \text{ A}}$$
(56)

And the switching losses of each of the paralleled MOSFETs are approximately determined by:

$$P_{Q\_sw} = \frac{1}{2} \times C_{oss} \times V_{HV}^2 \times F_{sw} + \frac{1}{2} \times \frac{I_{peak}}{N} \times V_{HV} \times (\Delta t_{rise} + \Delta t_{fall}) \times F_{sw}$$
(57)

where

• Coss is the MOSFET's output capacitance.

The power MOSFET usually requires a gate-to-source resistor of 10 k $\Omega$  to 100 k $\Omega$  to mitigate the effects of a failed gate drive. When using parallel MOSFETs, a good practice is to use 1- to 2- $\Omega$  gate resistor for each MOSFET, as shown in Figure 9-10.






Figure 9-10. Paralleled MOSFET Configuration

If the dead time is not optimal, the body diode of the power synchronous rectifier MOSFET will cause losses in reverse recovery. Assuming the reverse recovery charge of the power MOSFET is  $Q_{rr}$ , the reverse recovery losses are thus determined by Equation 58:

$$P_{Q_{rr}} = Q_{rr} \times V_{HV_{max}} \times F_{sw}$$
(58)

To reduce the reverse recovery losses, an optional Schottky diode can be placed in parallel with the power MOSFETs. The diode should have the same voltage rating as the MOSFET, and it must be placed directly across the MOSFETs drain and source. The peak repetitive forward current rating should be greater than I<sub>peak</sub>, and the continuous forward current rating should be greater than the following Equation 59:

$$I_{SD avg} = I_{peak} \times t_{DT} \times F_{sw}$$

## 9.2.1.2.8 Bias Supply

The LM5170-Q1 requires an external 10- to 12-V VCC bias supply to operate. If not available in the system, the user can generate it from the LV-port using a buck-boost or SEPIC converter, or from the HV-port using a buck converter. Refer to the Texas Instruments LM25118-Q1 and LM5118-Q1 to implement a buck-boost converter, or LM5001-Q1 to implement a SEPIC converter, or the LM5160-Q1 and LM5161-Q1 to implement a buck converter.

The total load current of the bias supply is mainly determined by the total MOSFET gate charge Qg. Assume the system employs multiple LM5170-Q1s to implement M number of phases, and each phase uses N number of MOSFETs in parallel as one switch. There are 2× N MOSFETs per phase to drive. Then the total current to drive these MOSFETs through VCC bias supply is determined by Equation 60.

$$I_{VCC} = 2 \times M \times N \times Q_g \times F_{sw} + M \times 5 \text{ mA}$$
(60)

where

• 5 mA is the worst case maximum current used by the control logic circuit of each phase.

In an example of a four-phase system employing two parallelled MOSFETs for one switch, where M = 4, N = 2,  $Q_g = 100 \text{ nC}$ , and  $F_{sw} = 100 \text{ KHz}$ , the bias supply should be able to support at least the following total load current:

$$I_{VCC} \ge 2 \times 4 \times 2 \times 100 \text{ nC} \times 100 \text{ kHz} + 4 \times 5 \text{ mA} = 180 \text{ mA}$$

In an example of an eight-phase system employing the same parallel MOSFETs for one switch, the bias supply should be able to support the following total load current:

(61)

(59)

(62)

(63)

 $I_{VCC-8bh} = 2 \times 8 \times 2 \times 100 \text{ nC} \times 100 \text{ kHz} + 8 \times 5 \text{ mA} = 360 \text{ mA}$ 

The VCC AC bypass ceramic capacitor  $C_{VCC}$  = 1 to approximately 2.2 µF, rated at least 16 V, must be placed close to the VCC and PGND pins. Similarly, a ceramic capacitor  $C_{VCCA}$  = 1 µF, rated at least 16 V, must be placed close to the VCCA and AGND pins. Place a 24- $\Omega$  resistor between VCC and VCCA pins.

#### 9.2.1.2.9 Boot Strap

Select a ceramic capacitor  $C_{HB1} = C_{HB2} = 0.1$  to approximately 0.22 µF, placed close to the HB and SW pins. The fast switching diode of the forward current rated at 1-A and reverse voltage not lower than  $V_{HV_{max}}$  should be selected as the boot strap diode, through which the boot capacitor  $C_{HB1}$  or  $C_{HB2}$  is charged by VCC. To reduce the noise caused by the fast charging current, a 2- $\Omega$  to 5- $\Omega$  current limiting resistor must be placed in series with each boot diode.

#### 9.2.1.2.10 RAMP Generators

According to Equation 14, the ramp generator should be selected such that a peak voltage of 5 V is produced each cycle when the HV-port voltage is 48 V.

Select  $C_{RAMP1} = C_{RAMP2} = 1 \text{ nF. Therefore},$ 

$$R_{RAMP} = \frac{9.6}{F_{sw} \times C_{RAMP}} = \frac{9.6}{100 \text{ kHz} \times 1 \text{ nF}} = 96 \text{ k}\Omega$$

Choose the closest standard resistor value, namely:

$$R_{RAMP1} = R_{RAMP2} = 95.3 \text{ k}\Omega.$$

For optimal performance,  $C_{RAMP1}$  and  $C_{RAMP2}$  should be ceramic capacitors with tolerance not greater than 10%. Capacitors of the 5% or 1% COG and NPO types are preferred.

#### 9.2.1.2.11 OVP

As shown in Figure 8-18 and Figure 8-19, the HV-Port and LV-Port overvoltage protection thresholds can be programmed by  $R_{OVPA}$  and  $R_{OVPB}$ , respectively. These resistor values are determined by Equation 64 and Equation 65.

$$R_{OVPA} = \frac{1.185 \text{ V}}{V_{HV_max} - 1.185 \text{ V}} \times 3000 \text{ k}\Omega = \frac{1.185 \text{ V}}{70 \text{ V} - 1.185 \text{ V}} \times 3000 \text{ k}\Omega = 51.66 \text{ k}\Omega$$

$$R_{OVPB} = \frac{1.185 \text{ V}}{V_{LV_max} - 1.185 \text{ V}} \times 1000 \text{ k}\Omega = \frac{1.185 \text{ V}}{23 \text{ V} - 1.185 \text{ V}} \times 1000 \text{ k}\Omega = 54.3 \text{ k}\Omega$$
(64)
(65)

Select the closest standard resistor values. In this example,  $R_{OVPA}$  = 51.1 k $\Omega$ , and  $R_{OVPB}$  = 54.9 k $\Omega$ .

#### 9.2.1.2.12 Dead Time

To use the built-in adaptive dead time, the DT pin must be connected to VCCA pin.

To program the dead time, follow Equation 15 to select the resistor  $R_{DT}$ . To dynamically adjust the dead time with an external analog voltage signal, follow Equation 19. To dynamically adjust the dead time with an external PWM signal, follow Equation 20.

In the example circuit, the nominal dead time is selected to be 55 ns. According to Equation 15, the programming resistor should be:

$$t_{DT} = R_{DT} \times 4 \frac{ns}{k\Omega} + 16 \text{ ns}$$
(66)

$$R_{DT} = \frac{t_{DT} - 16 \text{ ns}}{4} \times 1 \frac{k\Omega}{ns} = \frac{55 \text{ ns} - 16 \text{ ns}}{4} \times 1 \frac{k\Omega}{ns} = 9.75 \text{ k}\Omega$$
(67)

Select the standard value,  $R_{DT}$  = 10 k $\Omega$ .

#### 9.2.1.2.13 IOUT Monitors

TI recommends making the following selections:

$$R_{IOUT1} = R_{IOUT2} = 9.09 \text{ k}\Omega \tag{68}$$

$$C_{IOUT1} = C_{IOUT2} = 0.01 \,\mu\text{F}$$
 (69)

Then the monitors' delay is determined by the following time constant:

$$\tau_{\text{IOUT}} = R_{\text{IOUT1}} \times C_{\text{CIOUT1}} = 9.09 \text{ k}\Omega \times 0.01 \text{ }\mu\text{F} = 90.9 \text{ }\mu\text{s}$$
(70)

At full load, the DC component of the monitor voltage is determined by:

$$V_{\text{IOUT1}} = V_{\text{IOUT2}} = \left(\frac{I_{\text{max}} \times R_{\text{CS}}}{200 \ \Omega} + 25 \ \mu\text{A}\right) \times R_{\text{IOUT1}} = \left(\frac{30 \ \text{A} \times 1 \ \text{m}\Omega}{200 \ \Omega} + 25 \ \mu\text{A}\right) \times 9.09 \ \text{k}\Omega = 1.591 \ \text{V}$$
(71)

Because the inductor ripple current is 23.8 A, according to Equation 11, the IOUT peak to peak ripple current is:

$$\Delta \text{IOUT1} = \frac{I_{\text{pk}-\text{pk}} \times \text{R}_{\text{CS}}}{200 \ \Omega} = \frac{23.8 \text{ A} \times 1 \text{ m}\Omega}{200 \ \Omega} = 119 \ \mu\text{A}$$
(72)

The RC filter corner frequency is thus given by:

$$F_{IOUT} = \frac{1}{6.28 \times R_{IOUT} \times C_{IOUT}} = \frac{1}{6.28 \times 9.09 \text{ k}\Omega \times 10 \text{ nF}} = 1.75 \text{ kHz}$$
(73)

The resulting peak-to-peak monitor ripple voltage is approximately determined by:

$$\Delta V_{\text{IOUT}} = \Delta \text{IOUT1} \times \text{R}_{\text{IOUT}} \times 10^{-\log\left(\frac{F_{\text{sw}}}{F_{\text{OUT}}}\right)} = 119 \ \mu\text{A} \times 9.09 \ \text{k}\Omega \times 10^{-\log\left(\frac{100\text{kHz}}{1.75\text{kHz}}\right)} = 19 \ \text{mV}$$
(74)

Which is approximately 1.1% peak-to-peak ripple on top of the full load DC monitor voltage. Increasing  $C_{IOUT}$  value will further attenuate the ripple voltage, but also cause longer monitor delays.

#### 9.2.1.2.14 UVLO Pin Usage

The example circuit uses the UVLO pin as the master enable pin of the LM5170-Q1. However, the UVLO pin can also fulfill the function of undervoltage lockout, either the 48-V rail UVLO, or 12-V rail UVLO, or VCC UVLO.

Assume the user implements the 48-V rail UVLO, and the low-side resistor  $R_{UVLO2} = 10 \text{ k}\Omega$ , the 48 V UVLO release threshold  $V_{UVLO} = 24 \text{ V}$ , and UVLO hysteresis is  $V_{HYS} = 2.4 \text{ V}$ . Referring to Figure 8-29 and Equation 21, one can find that  $R_{UVLO1}$  is given by:

$$R_{UVLO1} = \frac{V_{UVLO} - 2.5 V}{2.5 V} \times R_{UVLO2} = \frac{24 V - 2.5 V}{2.5 V} \times 10 \text{ k}\Omega = 86 \text{ k}\Omega$$
(75)

The final selection should select the closest standard resistor of  $R_{UVLO1}$  = 86.6 k $\Omega$ .

And R<sub>UVLO3</sub> should satisfy Equation 23, namely,



$$R_{UVLO3} = \frac{\frac{V_{HYS}}{25 \ \mu A} - R_{UVLO1}}{1 + \frac{R_{UVLO1}}{R_{UVLO2}}} = \frac{\frac{2.4 \ V}{25 \ \mu A} - 86.6 \ k\Omega}{1 + \frac{86.6 \ k\Omega}{10 \ k\Omega}} = 0.973 \ k\Omega$$
(76)

Select the closest standard resistor,  $R_{UVLO1} = 976 \Omega$ .

If the user chooses to add the capacitor  $C_{UVLO}$  = 1 nF, it leads to a delay time constant of 10 µs to filter possible noise at the at the UVLO pin.

#### 9.2.1.2.15 VIN Pin Configuration

The VIN pin must always be connected to the HV voltage rail. It is good practice to add a small RC filter to improve the VIN noise immunity, as shown in Figure 9-11. Usually the filter resistor selection is 10 to 20  $\Omega$ , and the bypass capacitor is 0.1  $\mu$ F to 1.0  $\mu$ F.




Figure 9-11. VIN Pin Configuration

#### 9.2.1.2.16 Loop Compensation

Assuming the total resistance along the current path including the external power cables, PCB current tracks, and battery internal impedances is 50 m $\Omega$ , according to Equation 36, the compensation network for the inner current loop is determined by:

$$\begin{cases} R_{COMP} = \frac{K_{FF}}{50 \times R_{cS} \times Gm} \times |2i \times \pi \times f_{CO} \times L_m + (R_{CS} + R_S)| = \frac{0.104}{50 \times 1 \text{ m}\Omega \times 1 \text{ m}A/V} \times |2i \times \pi \times 10 \text{ kHz} \times 4.7 \text{ }\mu\text{H} + 51 \text{ }m\Omega| = 0.623 \text{ }k\Omega \\ C_{COMP} = \frac{L_m}{(R_{CS} + R_S) \times R_{COMP}} = \frac{4.7 \text{ }\mu\text{H}}{(50 \text{ }m\Omega + 1 \text{ }m\Omega) \times 0.623 \text{ }k\Omega} = 147 \text{ }n\text{F} \\ C_{HF} = \frac{C_{COMP}}{100} = 1.47 \text{ }n\text{F} \end{cases}$$
(77)




Selecting the closest standard values for the compensation network, namely,

 $R_{COMP1} = R_{COMP2} = 634 \Omega$  $C_{COMP1} = C_{COMP2} = 150 \text{ nF}$  $C_{HF1} = C_{HF2} = 1 \text{ nF}$ 

These initial component selections produce a total loop phase margin of 90°, which is larger than necessary. Fine tune the loop compensation by reselecting  $C_{COMP1} = C_{COMP2} = 15$  nF, then the phase margin is 45° for an optimal dynamic performance.

Figure 9-12 shows the Bode Plots of the power plant, the compensation gain, and the resulting total open loop.



Frequency (Hz)

Figure 9-12. Bode Plots of the Example Converter

### 9.2.1.2.17 Soft Start

Soft start can be programmed with a ceramic capacitor  $C_{SS}$ . Note that  $C_{SS}$  also determines the retry frequency when the converter is an under overvoltage condition (OVPA or OVPB). Because the soft start completes when the SS pin voltage reaches approximately 5 V, the capacitor  $C_{SS}$  can be chosen by Equation 78 to limit the full load start-up time within  $\Delta T_{SS}$  = 2 ms:



(78)

$$C_{SS} = \frac{25 \ \mu A \times \Delta T_{SS}}{5 \ V} = \frac{25 \ \mu A \times 2 \ ms}{5 \ V} = 10 \ nF$$

Select the closest standard ceramic capacitor, that is,  $C_{SS}$  = 10 nF.

#### 9.2.1.2.18 ISET Pins

To control the current setting by an analog voltage, ground the ISETD pin. To control the current setting by a PWM signal, there are two options to choose.

The first option is to use the built-in ISETD-to-ISETA decoder as shown in Figure 8-4. The PWM duty cycle to ISETA voltage conversion ratio satisfies Equation 8. The selection of  $C_{ISETA}$  and  $F_{ISETD}$  should be constrained by Equation 1 and Equation 4. The advantages of this option include convenience and current control accuracy. The drawback is the delay it may cause.

Another option is to use an external two-stage RC filter to convert the PWM ISETD signal to a DC voltage feeding the ISETA pin as shown in Figure 9-13. To achieve the same ISETA ripple voltage, this option only requires  $C_{ISETA}$  =1.5 nF, and the delay time of this two-stage filter is only 10% of the built-in decoder, or 15 µs versus the built-in decoder's 150 µs. The drawback of this option is the conversion errors if the PWM signal voltage levels are not well regulated. This option is more suitable for operation under a closed digital outer voltage loop because the ISETD to ISETA conversion error can be readily compensated by the closed outer voltage loop.






Figure 9-13. Two-Stage RC Filter to Convert the PWM into an Analog Voltage at the ISETA Pin



## 9.2.1.3 Application Curves




LM5170-Q1 SNVSAQ6D – NOVEMBER 2016 – REVISED AUGUST 2021



# **10 Power Supply Recommendations**

The LM5170-Q1-based converter is designed to operate with two differential voltage rails like the 48-V and 12-V dual battery system, or a storage system having a battery on one end and the Super-Cap on the other end. When operating with bench power supplies, each supply should be capable of sourcing and sinking the maximum operating current. This may require to parallel an Electronic load (E-Load) with the bench power supply (PS) to emulate the batteries, as shown in Figure 10-1.

It can also be used with a voltage source on one end and a load on the other end if the outer voltage control loop is closed. The outer voltage loop can be implemented either with digital means like an MCU or with analog circuit, as shown in Figure 9-6 and Figure 9-7.



Copyright © 2016, Texas Instruments Incorporated

## Figure 10-1. Emulated Dual Battery System With Bench Power Supplies and E-Loads

TEXAS

INSTRUMENTS

www.ti.com



# 11 Layout

# 11.1 Layout Guidelines

Careful PCB layout is critical to achieve low EMI and stable power supply operation as well as optimal efficiency. Make the high frequency current loops as small as possible, and follow these guidelines of good layout practices:

- 1. For high power board design, use at least a 4-layer PCB of 2-oz or thicker copper planes. Make the first inner layer a ground plane that is adjacent to the top layer on which the power components are installed, and use the second inner layer for the critical control signals including the current sense, gate drive, commands, and so forth. The ground plane between the signal and top layers helps shield switching noises on the top layer away from affecting the control signals.
- 2. Optimize the component placements and orientations before routing any traces. Place the power components such that the power flow from port to port is direct, straight and short. Avoid making the power flow path zigzag on the board.
- 3. Identify the high frequency AC current loops. In the bidirectional converter, the AC current loop of each channel is along the path of the HV-port rail capacitors, high-side MOSFET, low-side MOSFET, and back to the HV-port rail capacitors' return. Place these components such that the current flow path is short, direct and the special area enclosed by the loop is minimized.
- 4. Place the power circuit symmetrically between CH-1 and CH-2. Split the HV-port rail capacitors and LV-port rail capacitors evenly between CH-1 and CH-2.
- 5. If more than one LM5170-Q1 is used on the same PCB for multi phases, place the circuits of each LM5170-Q1 in the similar pattern.
- 6. Use adequate copper for the power circuit, so as to minimize the conductions losses on high-current PCB tracks. Adequate copper can also help dissipate the heat generated by the power components, especially the power inductors, power MOSFETs, and current sense resistors. However, pay attention to the polygon of the switch node, which connects the high-side MOSFET source, low-side MOSFET drain, power inductor, and the controller SW pin. The switch node polygon sees high dv/dt during switching operation. To minimize the EMI emission by the switch node polygon, make its size sufficient but not excessive to conduct the switched current.
- 7. Use appropriate number of via holes to conduct current to, and heat through, the inner layers.
- 8. Always separate the power ground from the analog ground, and make a single point connection of the power ground, analog ground, and the EP pad, at the location of the PGND pin.
- 9. Minimize current-sensing errors by routing each pair of CSA and CSB traces using a kelvin-sensing directly across the current sense resistors. The pair of traces must be routed closely side by side for good noise immunity.
- 10. Route sensitive analog signals of the CS, IOUT, COMP, OVPA, and OVPB pins away from the high-speed switching nodes (HB, HO, LO, and SW).
- 11. Route the paired gate drive traces, namely the pairs of HO1 and SW1, HO2 and SW2, LO1 and return, and LO2 and return, closely side by side. Route CH-1 gate drive traces in symmetry with CH-2's.
- 12. Place the IC setting, programming and controlling components as close as possible to the corresponding pins, including the following component: R<sub>OSC</sub>, R<sub>DT</sub>, R<sub>IPK</sub>, C<sub>RAMP1</sub>, C<sub>RAMP2</sub>, R<sub>OVPA</sub>, R<sub>OVPB</sub>, C<sub>ISETA</sub>, C<sub>COMP1</sub>, R<sub>COMP2</sub>, C<sub>COMP1</sub>, C<sub>COPM2</sub>, C<sub>HF1</sub>, and C<sub>HF2</sub>.
- 13. Place the bypass capacitors as close as possible to the corresponding pins, including C<sub>VIN</sub>, C<sub>VCC</sub>, C<sub>VCCA</sub>, C<sub>HB1</sub>, C<sub>HB2</sub>, C<sub>OPVA</sub>, C<sub>OVPB</sub>, as well as the 100-pF current sense common-mode bypassing capacitors.
- 14. Flood each layer with copper to take up the empty areas for optimal thermal performance.
- 15. Apply heat sink to components as necessary according to the system requirements.



# 11.2 Layout Examples

The following figures are some examples illustrating these layout guidelines. For the detailed PCB layout artwork of the LM5170-Q1 Evaluation Module (LM5170EVM-BIDIR), please refer to the LM5170-Q1 EVM User's Guide (SNVU543).




Figure 11-1. A Layout Example of Dual-Channel Power Circuit Placement







Figure 11-2. A Layout Example of MOSFET Gate Drive Routing



(a) Kelvin Contact of Resistor without Sense Pins






Figure 11-3. A Layout Example of Current Sense Routing

#### LM5170-Q1 SNVSAQ6D – NOVEMBER 2016 – REVISED AUGUST 2021






Figure 11-4. A Layout Example of LM5170-Q1 Critical Signal Routing



# 12 Device and Documentation Support

### 12.1 Device Support

### 12.1.1 Development Support

For development support, see the following:

- LM25118-Q1
- LM5118-Q1
- LM5001-Q1
- LM5160-Q1
- LM5161-Q1

## **12.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **12.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

## 12.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
LM5170QPHPRQ1	Active	Production	HTQFP (PHP)   48	1000   LARGE T&R	Yes	Call TI	Level-3-260C-168 HR	-40 to 150	LM5170Q1
LM5170QPHPRQ1.A	Active	Production	HTQFP (PHP)   48	1000   LARGE T&R	Yes	Call TI	Level-3-260C-168 HR	-40 to 150	LM5170Q1
LM5170QPHPTQ1	Active	Production	HTQFP (PHP)   48	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 150	LM5170Q1
LM5170QPHPTQ1.A	Active	Production	HTQFP (PHP)   48	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 150	LM5170Q1

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LM5170-Q1 :



www.ti.com

• Catalog : LM5170

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



www.ti.com

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimension	ons are nominal												
D	evice	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM517	0QPHPRQ1	HTQFP	PHP	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2
LM517	0QPHPTQ1	HTQFP	PHP	48	250	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

25-Sep-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5170QPHPRQ1	HTQFP	PHP	48	1000	336.6	336.6	31.8
LM5170QPHPTQ1	HTQFP	PHP	48	250	336.6	336.6	31.8

# **PHP 48**


7 x 7, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

**TQFP - 1.2 mm max height** 

QUAD FLATPACK

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# **PACKAGE OUTLINE**

# **PHP0048C**

# PowerPAD<sup>™</sup> TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  This drawing is not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MS-026.
- 5. Feature may not be present.




PowerPAD is a trademark of Texas Instruments.

# PHP0048C

# **EXAMPLE BOARD LAYOUT**

# **PowerPAD**<sup> $^{\text{TM}}$ </sup> **TQFP - 1.2** mm max height

PLASTIC QUAD FLATPACK



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- This package is designed to be soldered to a thermal pad on the board. See technical brief, Powerpad thermally enhanced package, Texas Instruments Literature No. SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.
- 10. Size of metal pad may vary due to creepage requirement.




# PHP0048C

# **EXAMPLE STENCIL DESIGN**

# **PowerPAD**<sup> $^{\text{TM}}$ </sup> **TQFP - 1.2 mm** max height

PLASTIC QUAD FLATPACK



NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated