

Designing a Feedforward Capacitor for LMR140x0

Neal Zhang, Daniel Li

ABSTRACT

The feedforward capacitor is a capacitor placed across the high-side feedback resistor to improve loop stability and transient performance. The LMR14020/30/50 devices are a family of wide V_{IN} , internally compensated, peak-current mode buck converters. This application report analyzes the impact of the feedforward capacitor value on key parameters of the loop response such as bandwidth, phase margin, and gain margin. The application report also provides the methods to design a feedforward capacitor.

Contents

1	Loop Response With Feedforward Capacitor	2
2	Feedforward Capacitor Design Based on the LMR14020	3
3	Conclusion	8
4	References	8

List of Figures

1	Feedback Network With and Without Feedforward Capacitor	2
2	Original Schematic Without Feedforward Capacitor	3
3	Original Loop Response Without Feedforward Capacitor	4
4	Bode Plot of Additional Transfer Function G_{Cff} When $C_{FF} = 10$ pF	5
5	Bode Plot of Additional Transfer Function G_{Cff} When $C_{FF} = 100$ pF	5
6	Loop Response With 100-pF Feedforward Capacitor	6
7	Loop Response With 47-pF Feedforward Capacitor	7
8	Phase of G_{Cff} When $C_{FF} = 47$ pF and Larger	7
9	Loop Response With 33-pF Feedforward Capacitor	8

List of Tables

1	Original Loop Performance and Design Target	4
---	---	---

Trademarks

All trademarks are the property of their respective owners.

1 Loop Response With Feedforward Capacitor

The LMR140x0 family of devices are peak-current mode buck converters. They have internal loop compensation with the operational transconductance amplifier. The standard feedback network consists of two resistors used to set the output voltage of the converter, as shown in Figure 1. A common method to improve the stability and bandwidth of the converter is to place an additional capacitor (C_{FF}) in parallel with the high-side feedback resistor (R_{FBT}), see Figure 1.




Figure 1. Feedback Network With and Without Feedforward Capacitor

For both configurations, the output voltage is set by the two feedback resistors, see Equation 1.

$$\frac{V_{OUT}}{V_{REF}} = \frac{R_{FBB} + R_{FBT}}{R_{FBB}} \quad (1)$$

Equation 2 shows the transfer function for the standard feedback network.

$$G1(s) = \frac{V_{FB}}{V_{OUT}} = \frac{R_{FBB}}{R_{FBB} + R_{FBT}} \quad (2)$$

Equation 3 shows the transfer function for the feedback network with the feedforward capacitor.

$$G2(s) = \frac{V_{FB}}{V_{OUT}} = \frac{R_{FBB}}{R_{FBB} + R_{FBT}} \times \frac{1 + s \times R_{FBT} \times C_{FF}}{1 + s \times (R_{FBT} // R_{FBB}) \times C_{FF}} \quad (3)$$

The feedback network is part of the loop of the converter. By comparing Equation 2 and Equation 3, we can see that the impact of the feedforward capacitor to the new loop (G_{Loop_new}), is that it brings an additional transfer function (G_{Cff}) to the original loop ($G_{Loop_original}$), see Equation 4 and Equation 5.

$$G_{Loop_new}(s) = G_{Loop_original}(s) \times G_{Cff}(s) \quad (4)$$

$$G_{Cff}(s) = \frac{1 + s \times R_{FBT} \times C_{FF}}{1 + s \times (R_{FBT} // R_{FBB}) \times C_{FF}} \quad (5)$$

Substitute Equation 1 into Equation 5 to get Equation 6.

$$G_{Cff} = \frac{1 + \frac{s}{2\pi} \times \frac{1}{f_0 \times \sqrt{\frac{V_{REF}}{V_{OUT}}}}}{1 + \frac{s}{2\pi} \times \frac{1}{f_0 \times \sqrt{\frac{V_{OUT}}{V_{REF}}}}} = \frac{1 + j \frac{f}{f_0} \times \sqrt{\frac{V_{OUT}}{V_{REF}}}}{1 + j \frac{f}{f_0} \times \sqrt{\frac{V_{REF}}{V_{OUT}}}} \quad (6)$$




Figure 3. Original Loop Response Without Feedforward Capacitor

Table 1 lists the original loop performance and design target.

Table 1. Original Loop Performance and Design Target

Loop Response Item	Original Loop	Design Target
Bandwidth	89 kHz	≤ 200 kHz
Phase margin	37°	> 50°
Gain margin	9 dB	> 10 dB

2.2 Additional Transfer Function Introduced by the Feedforward Capacitor

The reference voltage, V_{REF} , of the LMR14020 device is 0.75 V and $V_{OUT} = 3.3$ V in this application. Based on Equation 6 to Equation 9, when $C_{FF} = 10$ pF and $C_{FF} = 100$ pF, the bode plot of G_{Cff} is plotted as shown in Figure 4 and Figure 5. The feedforward capacitor value, C_{FF} , only determines f_0 if C_{FF} increases, then f_0 decreases, and the curve of G_{Cff} shifts left. The shape of G_{Cff} remains unchanged with a different C_{FF} .




Figure 4. Bode Plot of Additional Transfer Function G_{Cff} When $C_{FF} = 10$ pF




Figure 5. Bode Plot of Additional Transfer Function G_{Cff} When $C_{FF} = 100$ pF

2.3 Bandwidth and Feedforward Capacitor Value Limit

From Figure 4, the magnitude of G_{Cff} is positive, which makes the loop gain positive at the original crossover frequency. The new crossover frequency, f_{C_new} , is higher and the loop bandwidth is increased by the feedforward capacitor.

The target bandwidth limitation is set to 200 kHz. From Figure 3, the magnitude of the original loop is -12 dB at 200 kHz. G_{Cff} must provide 12-dB magnitude at 200 kHz to make the new loop gain 0 dB at 200 kHz. In Equation 6 and Equation 7, $f = 200$ kHz, $20\log|G_{Cff}| = 12$ dB, and $R_{FBT} = 56.2$ k Ω , so solve the equation to get $f_0 = 46.6$ kHz, $C_{FF} = 127$ pF.

If C_{FF} increases, the curve of G_{Cff} shifts left. The magnitude of G_{Cff} is larger at the original crossover frequency, and this makes the new bandwidth larger. Therefore, the larger the feedforward capacitor value, the higher the bandwidth. To ensure bandwidth ≤ 200 kHz, a $C_{FF} \leq 127$ pF must be designed.

2.4 Phase Margin and Feedforward Capacitor Value Limit

As described in Section 2.3, to satisfy the bandwidth design target, a $C_{FF} \leq 127$ pF must be designed. With a larger C_{FF} , the bandwidth is higher, and the transient response is better. Check $C_{FF} = 100$ pF first.




Figure 6. Loop Response With 100-pF Feedforward Capacitor

The loop response with $C_{FF} = 100$ pF is measured as shown in Figure 6. Phase margin is 23.8° , which is smaller than the design target. Here, f_c is defined as the cross over frequency, and $f_c = 196$ kHz with $C_{FF} = 100$ pF. From Equation 7, $f_0 = 59$ kHz and $f_0 < f_c$. To get a higher phase margin, check $C_{FF} = 47$ pF.




Figure 7. Loop Response With 47-pF Feedforward Capacitor

The loop response with $C_{FF} = 47$ pF is measured as shown in Figure 7. Phase margin is 48.4° , which is smaller than the design target. Here $f_c = 157$ kHz. From Equation 7, $f_0 = 126$ kHz and $f_0 < f_c$.

Now, let us consider how phase margin changes with a larger C_{FF} value, $C_{FF_new} > 47$ pF. After adding the feedforward capacitor, the phase of G_{Cff} is added to the original loop. The phase margin for $C_{FF} = 47$ pF and C_{FF_new} are as follows in Equation 10 and Equation 11.

$$\text{PhaseMargin}_{47\text{pF}} = \text{Phase}_{\text{OriginalLoop}}@f_{C_47\text{pF}} + \text{Phase}_{G_{Cff_47\text{pF}}@f_{C_47\text{pF}}} \quad (10)$$

$$\text{PhaseMargin}_{\text{new}} = \text{Phase}_{\text{OriginalLoop}}@f_{C_new} + \text{Phase}_{G_{Cff_new}}@f_{C_new} \quad (11)$$

The larger the feedforward capacitor value, the higher the bandwidth, so $f_{C_new} > f_{C_47\text{pF}}$. With a larger C_{FF} , f_0 decreases, and the phase curve of G_{Cff} shifts left. As shown in Figure 8, with a larger C_{FF} , $\text{Phase}_{G_{Cff_new}}@f_{C_new} < \text{Phase}_{G_{Cff_47\text{pF}}@f_{C_47\text{pF}}}$.




Figure 8. Phase of G_{Cff} When $C_{FF} = 47$ pF and Larger

As [Figure 3](#) shows, because $f_{C_{new}} > f_{C_{47pF}}$, the original loop phase is smaller at $f_{C_{new}}$ than the original loop phase at $f_{C_{47pF}}$: $\text{Phase}_{\text{OriginalLoop}}@f_{C_{new}} < \text{Phase}_{\text{OriginalLoop}}@f_{C_{47pF}}$. Considering $\text{Phase}_{G_{Cff_{new}}@f_{C_{new}}} < \text{Phase}_{G_{Cff_{47pF}}@f_{C_{47pF}}}$, [Equation 10](#) and [Equation 11](#), we get the result: $\text{PhaseMargin}_{new} < \text{PhaseMargin}_{47pF}$. Phase margin is smaller than 48.4° with $C_{FF} > 47$ pF. A slightly smaller C_{FF} is needed to get a 50° phase margin. Check $C_{FF} = 33$ pF.




Figure 9. Loop Response With 33-pF Feedforward Capacitor

The loop response with $C_{FF} = 33$ pF is measured as shown in [Figure 9](#). The bandwidth is 134 kHz, phase margin is 55.5° , and gain margin is 11 dB, which satisfies the design target. So $C_{FF} = 33$ pF is at last chosen.

3 Conclusion

The feedforward capacitor brings an additional transfer function, G_{Cff} , to the original loop. The value of the feedforward capacitor determines the horizontal position of G_{Cff} , while the shape of G_{Cff} is determined by V_{OUT} and V_{REF} , which are usually fixed in a specific application. The feedforward capacitor value limit can be obtained based on the bandwidth, phase margin, and gain margin of the design target. In this application report, the process of the feedforward capacitor design is introduced, and the experiment results are provided to verify the theory.

4 References

- Texas Instruments, [LMR14020-Q1 SIMPLE SWITCHER 40 V, 2 A Step-Down Converter with 40 \$\mu\$ A IQ](#), data sheet
- Texas Instruments, [LMR14020QDPREVM User's Guide](#)
- Texas Instruments, [Optimizing Transient Response of Internally Compensated DC-DC Converters With Feedforward Capacitor](#), application report

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>), [evaluation modules](#), and [samples](http://www.ti.com/sc/docs/sampterm.htm) (<http://www.ti.com/sc/docs/sampterm.htm>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated