











SNLS474E -FEBRUARY 2015-REVISED JUNE 2018

LMH1218

LMH1218 Low Power Ultra HD Cable Driver With Integrated Reclocker

Features

- Supports ST-2082 (Proposed), ST-2081 (Proposed), SMPTE 424M, 344M, 292M, 259M, DVB-ASI, SFF-8431 (SFP+) and 10GbE Ethernet for SMPTE 2022-5/6
- Locks to Rates 11.88 Gbps, 5.94 Gbps, 2.97 Gbps, 1.485 Gbps, or Divided by 1.001 Sub-Rates, DVB-ASI (270 Mbps) and 10GbE (10.3125 Gbps)
- Reference-Free Operation With Fast Lock Time Covering All Supported or Selected Data Rates
- 75- Ω and 100- Ω Transmitter Outputs
- Integrated 2:1 Mux Input, 1:2 Demux/Fanout Outputs
- Automatic Slew Rate Based on Input Rate Detect
- On-Chip Eye Monitor
- Low 300-mW Power Consumption With Automatic Power Down on Loss of Input Signal
- Programmable Through SPI or SMBus Interface
- Single 2.5-V Supply Operation
- Small 4-mm x 4-mm 24-Pin WQFN Package
- -40°C to +85°C Operating Temperature Range

Applications

- UHDTV/4K/8K/HDTV/SDTV Video
- Digital Video Routers and Switches
- Digital Video Processing and Editing
- **DVB-ASI** and Distribution Amplifiers
- 10GbE for SMPTE 2022-5/6

Description

The LMH1218 device is a low-power cable driver with integrated reclocker to drive serial video data compatible to SMPTE-SDI, SMPTE 2022-5/6, 10GbE Ethernet, and DVB-ASI standards. The LMH1218 supports up to 11.88 Gbps to enable Ultra High Definition Video for 4K/8K applications. With 75- Ω and $50-\Omega$ transmitter outputs, the LMH1218 enables multiple media options such as coax, fiber, and FR-4 PCB.

The integrated 2-to-1 MUX on the input of the LMH1218 enables selection between two video programmable sources, while the equalizer compensates for the printed-circuit board loss to extend signal reach. With a wide range clock-anddata recovery (CDR) circuit, the on-chip reclocker automatically detects and locks to serial data from 270 Mbps to 11.88 Gbps without the need for an external reference clock and loop filter component, thereby simplifying board design and lowering system cost. The reclocked serial data can be routed to either the 75- Ω or 50- Ω transmitter output, or both simultaneously (1-to-2 fanout mode). The output voltage swing is compatible to SFF-8431 (SFP+), ST-2082/1 (Proposed), SMPTE 424M, 344M, 292M, and 259M standards.

A non-disruptive eye monitor allows for real-time measurement of serial data to simplify system startup or field tuning. The LMH1218 can be programmed using SPI or SMBus Interface.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMH1218	WQFN (24)	4.00 mm × 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified SPI Schematic






Table of Contents

1	Features 1		7.6 Register Maps	26
2	Applications 1	8	Application and Implementation	44
3	Description 1		8.1 Application Information	44
4	Revision History2		8.2 Typical Application	44
5	Pin Configuration and Functions 4		8.3 Do's and Don'ts	
-			8.4 Initialization Set Up	47
6	Specifications	9	Power Supply Recommendations	
	6.2 ESD Ratings 7	10	Layout	48
	6.3 Recommended Operating Conditions		10.1 Layout Guidelines	48
	6.4 Thermal Information		10.2 Layout Example	48
	6.5 Electrical Characteristics 8		10.3 Solder Profile	49
	6.6 Recommended SMBus Interface AC Timing	11	Device and Documentation Support	
	Specifications12		11.1 Device Support	50
	6.7 Serial Parallel Interface (SPI) Bus Interface AC		11.2 Documentation Support	5 0
	Timing Specifications		11.3 Receiving Notification of Documentation Updates	5 0
	6.8 Typical Characteristics		11.4 Community Resources	50
7	Detailed Description 14		11.5 Trademarks	50
	7.1 Overview 14		11.6 Electrostatic Discharge Caution	50
	7.2 Functional Block Diagram 14		11.7 Glossary	50
	7.3 Feature Description	12	Mechanical, Packaging, and Orderable	
	7.4 Device Functional Modes25		Information	5 0
	7.5 Programming 25			

4 Revision History

CI	hanges from Revision D (December 2017) to Revision E	Page
•	Changed the note under Float(Default) setting from: Reserved to: Power down until valid signal detected	5
•	Changed MISO pin I/O description from 3-Level back to 2-Level	5
•	Changed the Acknowledge (ACK) graphic text from: Clock Line Held Low by Receiver While Interrupt is Serviced to: Host may held clock line low to delay transaction	
•	Changed Channel Register 0x80 default from: 0xXX to: 0x20	43
•	Changed the OUT0_VOD bit 7 default from x to 0	43
•	Changed the bit description for the OUT0_VOD bits 7-3 from: drv_0_sel_vod[3:0] default value may change from part to part to: drv_0_sel_vod[3:0] is typically 42 mV per step.	43
•	Changed the OUT0_VOD bit 6 default from x to 0	43
•	Changed the OUT0_VOD bit 5 default from x to 1	43
<u>•</u>	Changed the OUT0_VOD bit 4 default from x to 0	43
CI	hanges from Revision C (December 2016) to Revision D	Page
•	Changed Channel Register 0x80 default value from 0101 0100'b to XXXX 0000'b	43
CI	hanges from Revision B (February 2016) to Revision C	Page
•	Changed MISO pin I/O description from 2-Level to 3-Level	5
•	Added test conditions to the source transmit differential launch amplitude parameters	<mark>7</mark>
•	Changed OUT0 VOD_Scaling_PD description for bits 7 through 4	43




Changes from Revision A (March 2015) to Revision B	Page
Changed ESD Ratings for Human-body model (HBM) From: ±2500 To ±4500	
 Added typical launch amplitude for 20 and 30 inch FR4 trace in the Recommended Operating 	Conditions 7
 Added new Note to the Electrical Characteristics: "ATE Production tested using DC method" 	9
 Changed the V_{VOD_OUT0} row information and values in the <i>Electrical Characteristics</i> 	9
Added MAX value of 45 ps to T _{R_F_OUT0} in the <i>Electrical Characteristics</i>	10
 Changed the TYP value From: 900 To: 950 ps, Added MIN and MAX values to T_{R_F_OUT0} (270 Electrical Characteristics 	
 Changed the TYP value to 3 ps, Added MAX value of 18 ps to T_{R_F_OUT0_delta} in the Electrical C 	haracteristics10
 Changed the TYP value From: 100 To: 72 ps, Added MAX value of 500 ps to T_{R_F_OUTO_delta} (27 Electrical Characteristics 	
 Changed the V_{OVR_UDR_SHOOT} row information and values in the <i>Electrical Characteristics</i> 	
 Added t_{SU} MIN = 4 ns in the Serial Parallel Interface (SPI) Bus Interface AC Timing Specification 	ons ⁽⁴⁾⁽⁵⁾ 12
 Added t_H MIN = 4 ns in the Serial Parallel Interface (SPI) Bus Interface AC Timing Specification 	ns ⁽⁴⁾⁽⁵⁾ 12
 Added t_{SSSu} MIN = 14 ns, Changed TYP value From: 14 To: 18 ns in the Serial Parallel Interfact AC Timing Specifications⁽⁴⁾⁽⁵⁾ 	
 Added t_{SSh} MIN = 4 ns in the Serial Parallel Interface (SPI) Bus Interface AC Timing Specificat 	ions ⁽⁴⁾⁽⁵⁾ 12
Added Selective Data Rate Lock in Application and Implementation section.	47



Changes from Original (February 2015) to Revision A

Page

5 Pin Configuration and Functions





Pin Descriptions – SPI Mode/ Mode_SEL = 1 $k\Omega$ to VDD

PIN	i iii Des	criptions – or r	Mode/ Mode_SEL = 1 KΩ to VDD		
NAME	NO.	TYPE	DESCRIPTION		
CONTROL/INDICATOR I/O	110.				
ENABLE	6	Input, 4-Level	Powers down device when pulled low 1 k Ω to VDD: • Power down until valid signal detected Float(Default): • Power down until valid signal detected 20 k Ω to GND: • Reserved 1 k Ω to GND: • Power down including signal detects and Reset Registers upon power-up		
LOCK	16	Output, 2.5-V LVCMOS, 2-Level	Indicates CDR lock detect status High: CDR locked Low: CDR not locked		
LOS_INT_N	13	Output, LVCMOS Open- Drain, 2-Level	Programmable Interrupt caused by change in LOS, violation of internal eye monitor threshold, or change in lock. External 4.7-k Ω pullup resistor is required. This pin is 3.3-V LVCMOS tolerant.		
MISO	15	Output, 2.5-V LVCMOS, 2-Level	SPI Master Input / Slave Output. LMH1218 SPI data transmit		
MODE_SEL	1	Input, 4-Level	Determines Device Configuration: SPI or SMBus 1 kΩ to VDD: • SPI mode. See <i>Initialization Set Up</i> .		
MOSI	4	Input, 2-Level	SPI Master Output / Slave Input. LMH1218 SPI data receive		
RESERVED	5, 17, 18	_	No Connect		
SCK	3	Input, 2.5V LVCMOS, 2-Level	SPI serial clock input		
SMPTE_10GbE	14		No Connect		
SS_N	2	Input, 2-Level	SPI Slave Select. This pin has internal pullup		
HIGH-SPEED DIFFERENTIAL I/	O				
INO+	11	Input, Analog	Inverting and noninverting differential inputs. An on-chip 100-Ω terminating		
INO-	12	Input, Analog	resistor connects IN0+ to IN0 Inputs require 4.7-µF, AC-coupling capacitors.		
IN1+	8	Input, Analog	Inverting and noninverting differential inputs. An on-chip $100-\Omega$ terminating		
IN1-	9	Input, Analog	resistor connects IN1+ to IN1 Inputs require 4.7-µF, AC-coupling capacitors.		
OUT0+	20	Output, 75-Ω CML Compatible	Inverting and noninverting 75-Ω outputs. An on-chip 75-Ω terminating		
OUT0-	19	Output, 75-Ω CML Compatible	resistor connects OUT0+ and OUT0- to VDD. Outputs require 4.7-µF, ACcoupling capacitors		
OUT1+	23	Output, Analog	Inverting and noninverting differential outputs. An on-chip 100- Ω		
OUT1-	22	Output, Analog	terminating resistor connects OUT1+ to OUT1 Outputs require 4.7-µF, AC-coupling capacitors		
POWER					
DAP	_	Ground	Exposed DAP, connect to GND using at least 5 vias (see package drawing)		
	7 21	2 5-V Supply	97		
/DD 7, 21 2.5-V Supply 2.5 V ± 5%					



Pin Descriptions – SMBUS Mode/ MODE_SEL = 1 $k\Omega$ to GND

PIN	III DC3011	Priorio OMBO	S MODE_SEL = 1 KQ to GND		
NAME	NO.	TYPE	DESCRIPTION		
ADDR0	2		4-level strap pins used to set the SMBus address of the device. The pin state is read on power-up. The multi-level nature of these pins allows for 16 unique device addresses. Note the SMBus section for further details. The four strap options include: 1 k Ω to VDD:		
ADDR1	15	Input, 4-Level	• Represents logic state 11'b Float(Default): Represents logic state 10'b 7-bits SMBus address = $0x17$ $20 \text{ k}\Omega$ to GND: • Represents logic state 01 'b $1 \text{ k}\Omega$ to GND: • Represents logic state 00 'b		
ENABLE	6	Input, 4-Level	Powers down device when pulled low 1 k Ω to VDD: • Power down until valid signal detected Float(Default): Reserved 20 k Ω to GND: • Reserved 1 k Ω to GND: • Power down including signal detects and Reset Registers upon power-up		
LOCK	Indicates CDR lock Status High: CDR locked Low: CDR not locked				
LOS_INT_N	13	Output, LVCMOS Open-Drain, 2- Level	Programmable Interrupt caused by change in LOS, violation of internal eye monitor threshold, change in lock. External 4.7-k Ω pullup resistor is required. This pin is 3.3-V LVCMOS tolerant.		
MODE_SEL	1	Input, 4-Level	Determines Device Configuration: SPI or SMBus 1 k Ω to GND: SMBUS mode. See <i>Initialization Set Up</i>		
RESERVED	5, 17, 18	_	No Connect		
SCL	3	Input, 2-Level	SMBus clock input / open-drain. External $2\text{-}k\Omega$ to $5\text{-}k\Omega$ pullup resistor is required as per SMBus interface standard. This pin is 3.3-V LVCMOS tolerant.		
SDA	4	I/O, Open-Drain, 2- Level	SMBus data input / open-drain. External $2\text{-}k\Omega$ to $5\text{-}k\Omega$ pullup resistor is required as per SMBus interface standard. This pin is 3.3-V LVCMOS tolerant.		
SMPTE_10GbE	14		No Connect		
HIGH-SPEED DIFFERENTIAL	1/0		T=		
DAP	_	Ground	Exposed DAP, connect to GND using at least 5 vias (see package drawing)		
INO+	11	Input, Analog	Inverting and noninverting differential inputs. An on-chip 100-Ω terminating		
INO-	12	Input, Analog	resistor connects IN0+ to IN0 Inputs require 4.7-μF, AC-coupling capacitors.		
IN1+	8	Input, Analog	Inverting and noninverting differential inputs. An on-chip 100-Ω terminating resistor connects IN0+ to IN0 Inputs require 4.7-μF, AC-coupling		
IN1-	9	Input, Analog	capacitors.		
OUT0+	20	Output, 75-Ω CML Compatible	Inverting and noninverting 75-Ω outputs. An on-chip 75-Ω terminating resistor connects OUT0+ and OUT0– to VDD. Outputs require 4.7-μF, AC-		
OUT0-	19	Output, 75-Ω CML Compatible	coupling capacitors		
OUT1+	23	Output, Analog	Inverting and noninverting differential outputs. An on-chip 100 Ω		
OUT1-	22	Output, Analog	terminating resistor connects OUT1+ to OUT1 Outputs require 4.7-µF, AC-coupling capacitors		
VDD	7, 21	2.5-V Supply	2.5 V ± 5%		
VSS	10, 24	Ground	Ground		



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
Supply voltage (VDD to GND)	-0.5	2.75	V
3.3-V open-drain I/O input and output voltage (SDA, SCL, LOS_INT_N)	-0.5	4.0	V
2.5-V LVCMOS input and output voltage	-0.5	VDD + 0.5	V
High-speed input voltage	-0.5	VDD + 0.5	V
High-speed input current	-30	30	mA

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4500	\/
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

Over operating free-air temperature i	3 (MIN	TYP	MAX	UNIT
Supply voltage ⁽¹⁾		2.375	2.5	2.625	V
3.3-V open-drain I/O input and output voltage			3.3	3.6	V
Supply noise, 50 Hz to 10 MHz, sinusoidal ⁽¹⁾			40		mV_{P-P}
Ambient temperature		-40	25	85	°С
Source transmit differential launch amplitude (up to 20 inch FR4 trace)	PRBS15, EQ, and PLL pathological pattern. Reg 0x03 = 0x50	300	500	1000	mV_{P-P}
Source transmit differential launch amplitude (up to 35 inch FR4 trace)	PRBS15, EQ, and PLL pathological pattern. Reg 0x03 = 0x95	600	700	800	mV_{P-P}
SMBus clock frequency (SCL) in SMBus	slave mode		100	400	kHz
SMBUS SDA and SCL voltage level				3.6	V
SPI clock frequency			10	20	MHz

⁽¹⁾ DC plus AC power should not exceed these limits.

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾⁽²⁾	RTW (WQFN)	UNIT
	THE MINE INC.	24 PINS	Oitil
$R_{\theta JA}$	Junction-to-ambient thermal resistance	34	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	31.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	11.8	°C/W
ΨͿΤ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	11.8	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	2.7	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±1000 V may actually have higher performance.

⁽²⁾ No heat sink is assumed for these estimations. Depending on the application, a heat sink, faster air flow, and/or reduced ambient temperature (< 85°C) may be required in order to maintain the maximum junction temperature specified in *Electrical Characteristics*.



6.5 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER						
		Locked 75 Ω OUT0 only (800 mVpp), EOM powered down		300		mW
PD	Power dissipation	Locked OUT1 only (600 mVpp, diff), EOM powered down		195		mW
		Transient power during CDR lock acquisition, 75 Ω OUT0 and OUT1 powered up, EOM powered down		400	500	mW
	Power dissipation in force	EQ bypass, OUT0 720mVpp, OUT1 600mVpp IN0 to OUT0 and OUT1 or IN1 to OUT0 and OUT1		195		mW
PD_RAW	RAW mode (CDR bypass)	IN0 to OUT0, OUT1 powered down		160		mW
		IN1 to OUT1, OUT0 powered down		80		mW
4-LEVEL INP	UT AND 2.5 V LVCMOS DC SPEC				T	
V _{IH}	High level input voltage	4-level input (MODE_SEL, ADDR0/1, ENABLE pins)	0.9	5 × VDD		V
V_{IF}	Float level input voltage	4-level input (MODE_SEL, ADDR0/1, ENABLE pins)	0.6	7 × VDD		V
V _{I20K}	20K to GND input voltage	4-level input (MODE_SEL, ADDR0/1, ENABLE pins)	0.3	3 × VDD		V
V_{IL}	Low level input voltage	4-level input (MODE_SEL, ADDR0/1, ENABLE pins)		0.1		V
V _{OH}	High level output voltage	IOH = -3 mA	2			V
V _{OL}	Low level output voltage	IOL = 3 mA			0.4	V
		V _{input} = VDD SPI Mode: LVCMOS (SPI_SCK, SPI_SS_N) pins			15	μΑ
I _{IH}	Input high leakage current	SMBus Mode: LVCMOS (SMB_SDA, SMB_SCL) pins			15	μΑ
		SMBus Mode: 4-Levels (ADDR0, ADDR1) pins	20	44	80	μΑ
		4-Levels (MODE_SEL, ENABLE) pins	20	44	80	μΑ
		Vinput = GND SPI Mode: LVCMOS (SPI_MOSI, SPI_SCK) pins	–1 5			μΑ
	hand house to be a some	Vinput = GND SPI Mode: LVCMOS (SPI_SS_N) pins	-37			μА
I _{IL}	Input low leakage current	SMBus Mode: LVCMOS (SMB_SDA, SMB_SCL pins	-15			μΑ
		SMBus Mode: 4-Levels (ADDR0, ADDR1) pins	-160	-93	-40	μΑ
		4-Levels (MODE_SEL, ENABLE) pins	-160	-93	-40	μΑ



Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted)

P	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
3.3-V TOLERANT	LVCMOS / LVTTL DC SPECI					
V _{IH25}	High level input voltage	2.5-V Supply Voltage	1.75		3.6	V
V _{IL}	Low level input voltage	117	GND		0.8	V
V _{OL}	Low level output voltage	IOL = 1.25 mA			0.4	V
Ін	Input high current	VIN = 2.5 V, VDD = 2.5 V	20		40	μА
lL	Input low current	VIN = GND, VDD = 2.5 V	-10		10	μΑ
SIGNAL DETECT		1				
		11.88 Gbps, SMPTE (EQ, PLL) Pathological Pattern		26		mV_{P-P}
S _{DH}	Signal detect (default) Assert threshold level ⁽¹⁾⁽²⁾	10.3125 Gbps, 1010 Clock Pattern, no media		30		mV_{P-P}
		10.3125 Gbps, PRBS31 Pattern		21		mV_{P-P}
	O'constitute of (defeed)	11.88 Gbps, SMPTE (EQ, PLL) Pathological Patterns		20		mV_{P-P}
S_{DL}	Signal detect (default) De-assert threshold level ⁽¹⁾	10.3125 Gbps, 1010 Clock Pattern		15		mV_{P-P}
		10.3125 Gbps, PRBS31 Pattern		12		mV_{P-P}
HIGH-SPEED REC	CEIVE RX INPUTS (IN_n+, IN_	_n_)				
R_RD	DC Input differential resistance		75	100	125	Ω
RL _{RX-SDD}	Input differential return	Measured with the device powered up. SDD11 10 MHz to 2 GHz		-14		dB
	loss (3)	SDD11 2 GHz to 6 GHz		-6.5		dB
		SDD11 6 GHz to 12 GHz		-6.5		dB
RL _{RX-SCD}	Differential to common mode Input conversion (3)	Measure with the device powered up.SCD11, 10 MHz to 12 GHz		-20		dB
HIGH-SPEED OU	TPUTS (OUT_n+, OUT_n-)					
V _{VOD_OUT1}	Output differential voltage (3) (4)	Default setting, 8T clock pattern	400	600	700	mV_{P-P}
V _{VOD_OUT1_DE}	De-emphasis Level	VOD = 600 mV, maximum De-Emphasis with 16T clock pattern		-9		dB
V _{VOD_OUT1_CLK}	Clock output differential voltage	2.97 GHz,1.485 GHz, 297 MHz, and 270 MHz		560		mV_{P-P}
/ _{VOD_OUT0}	Output single ended voltage at OUT0+ with OUT0- terminated (5) (4)	Default setting	720	778	880	mV_{P-P}
R _{DIFF_OUT1}	DC output differential resistance			100		Ω
R _{DIFF_OUT0}	DC output single-ended resistance			75		Ω
T _{R F OUT1}	Output rise/fall time	Full Slew Rate, 20% to 80% using 8T Pattern		45		ps

⁽¹⁾ Data with extraordinarily long periods of high-frequency 1010 data, and for long, lossy channels, the signal amplitude at the input to the device may be severely attenuated by the channel and may fall below the signal detect assert and/or de-assert thresholds.

⁽²⁾ The voltage noise on the receiver inputs which has an amplitude larger than the signal detect assert threshold may trigger a signal detect assert condition

³⁾ These limits are ensured by bench characterization and are not production tested.

⁽⁴⁾ Dependent on board layout. Characterization data was measured with LMH1218EVM evaluation board

⁽⁵⁾ ATE Production tested using DC method. Apply differential DC signal at the input and measure OUT0P amplitude. OUT0N terminated in 75 Ω.



Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		11.88 Gbps		35	45	ps
		5.94 Gbps		35	45	ps
T _{R_F_OUT0}	Output rise/fall time, PRBS10 ⁽³⁾⁽⁴⁾	2.97 Gbps		35	45	ps
	TRESTO	1.485 Gbps		35	45	ps
		270 Mbps	400	950	1500	ps
		11.88 Gbps		3	18	ps
		5.94 Gbps		3	18	ps
T _{R_F_OUT0_delta}	Output rise/fall time mismatch (3)(4)	2.97 Gbps		3	18	ps
	mismatch	1.485 Gbps		3	18	ps
		270 Mbps		72	500	ps
V _{OVR_UDR_} SHOOT	Output overshoot, undershoot ⁽³⁾ (4)	12G/6G/3G/HD/SD Measured with 8T pattern 2.4% 3.4%				
V _{DC_OFFSET}	DC offset ⁽³⁾	12G/6G/3G/HD/SD		±0.2		V
V _{DC_WANDER}	DC wander ⁽³⁾	12G/6G/3G/HD/SD EQ Pathological		20		mV
		S22 5 MHz to 1.485 GHz		< -15		dB
	OUT0 single-ended 75-Ω	S22 1.485 GHz to 3 GHz		< -10		dB
RL _{OUT0_S22}	return loss (3)(4)(6)	S22 3 GHz to 6 GHz		< -7		dB
		S22 6 GHz to 12 GHz		< -4		dB
		SDD22 10 MHz - 2 GHz		-20		dB
RL _{OUT1_SDD22}	OUT1 differential 100-Ω return loss $^{(3)(4)(7)}$	SDD22 2 GHz - 6 GHz		-17		dB
	return 1055	SDD22 6 GHz - 11.1 GHz		-14		dB
DI.	OUT1 common-mode 50-	SCC22 10 MHz - 4.75 GHz		-11		dB
RL _{OUT1_SCC22}	Ω return loss ⁽³⁾⁽⁴⁾⁽⁷⁾	SCC22 4.75 GHz - 11.1 GHz		-12		dB
V _{VCM_OUT1_NOISE}	AC common-mode voltage noise (3)(4)	VOD = 0.6 Vpp, DE = 0dB, PRBS31, 10.3125 Gbps		8		${\rm mV}_{\rm RMS}$
T _{RCK_LATENCY}	Latency reclocked	Reclocked Data	1.5	5 UI +195		ps
T _{RAW_LATENCY}	Latency CDR bypass	Raw Data		230		ps
TRANSMIT OUTP	UT JITTER SPECIFICATIONS					
A _{J_OUT0}	Alignment jitter (3)(4)	OUT0, PRBS15, 11.88 Gbps		0.18		UI
T _{J_OUT1}	Total jitter (1E-12) ⁽³⁾⁽⁴⁾	OUT1, PRBS15 10.3125 Gbps		0.12		UI
R _{J_OUT1}	Random jitter (rms)	OUT1, PRBS15, 10.3125 Gbps		0.38		ps _{RMS}
D _{J_OUT1}	Deterministic jitter	OUT1, PRBS15, 10.3125 Gbps		7		ps _{P-P}
O _{J_OUT1_RAW}	Deterministic jitter	OUT1, RAW MODE (CDR bypass) PRBS15, 11.88 Gbps, 35 inch FR4 trace, EQ=0x95, VID = 800mVpp		25		ps _{P-P}

Output return loss is dependent on board design, this is measured with the LMH1218EVM evaluation board Measure with the device powered up and outputs a clock signal.

Submit Documentation Feedback

Copyright © 2015–2018, Texas Instruments Incorporated



Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
CLOCK DATA	RECOVERY				
		ST-2082 (proposed) (8)	11.88, 11.868		Gbps
		ST-2081 (proposed) ⁽⁸⁾	5.94, 5.934		Gbps
D		SMPTE 424 ⁽⁸⁾	2.97, 2.967		Gbps
D _{DATA_RATE}		SMPTE 292 ⁽⁸⁾	1.485, 1.4835		Gbps
		SMPTE 259M ⁽⁸⁾	270		Mbps
		10 GbE ⁽⁸⁾	10.3125		Gbps
		Measured with 0.2UI S _J at 10.3125 Gbps	8		MHz
P_{PLL_BW}		Measured with 0.2UI S _J at 11.88 Gbps	13		MHz
	DI L benduidth et 2 dD	Measured with 0.2UI S _J at 5.94 Gbps	7		MHz
	PLL bandwidth at –3 dB	Measured with 0.2UI S _J at 2.97 Gbps	5		MHz
		Measured with 0.2UI S _J at 1.485 Gbps	3		MHz
		Measured with 0.2UI S _J at 270 Mbps	1		MHz
J_TOL	Total input jitter tolerance	$TJ = D_J + R_J + S_J$, $D_J + R_J = 0.15 UI$ S_J/P_J , low to high upward sweep (10 kHz to 80 MHz)	0.65		UI
T _{LOCK}	Lock time ⁽³⁾⁽⁹⁾	From signal detected to the lock asserted, HEO/VEO lock monitor disable, same setting for 11.88G, 5.94G, 2.97G, 1.485G and 270-MHz data rates	<5		ms
T _{TEMP_LOCK}	CDR lock with temperature ramp	Temperature Lock Range, 5°C per minute ramp up and down, –40°C to 85°C operating range	125		°C

 ⁽⁸⁾ Data rate tolerance is within ±1000 ppm
 (9) The total CDR lock time depends on number of rate settings enabled and application data rate



6.6 Recommended SMBus Interface AC Timing Specifications (1)(2)(3)

Over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{SMB}	Bus operating frequency	MODE_SEL = 0	10	100	400	kHz
t _{BUF}	Bus free time between stop and start condition		1.3			μS
t _{HD:STA}	Hold time after (repeated) start condition After this period, the first clock is generated		0.6			μS
t _{SU:STA}	Repeated start condition setup time		0.6			μS
t _{SU:STO}	Stop condition setup time		0.6			μS
t _{HD:DAT}	Data hold time		0			ns
t _{SU:DAT}	Data setup time		100			ns
t _{LOW}	Clock low period		1.3			μS
t _{HIGH}	Clock high period		0.6		50	μS
t _F	SDA fall time read operation				300	ns
t _R	SDA rise time read operation				300	ns

- SMBus operation is available 20ms after power up These specifications support SMBus 2.0 specifications
- These Parameters are not production tested

6.7 Serial Parallel Interface (SPI) Bus Interface AC Timing Specifications (1)(2)

Over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{SCK}	SCK frequency	MODE_SEL = 1		10	20	MHz
T _{SCK}	SCK period		50			ns
t _{PH}	SCK pulse width high			$0.4 \times T_{SCK}$		ns
t _{PL}	SCK pulse width low			$0.4 \times T_{SCK}$		ns
t _{SU}	MOSI setup time		4	4		ns
t _H	MOSI hold time		4	4		ns
t _{SSSu}	SS_N setup time		14	18		ns
t _{SSH}	SS_N hold time		4	4		ns
t _{SSOF}	SS_N off time			1		μS
t _{ODZ}	MISO driven to TRI-STATE time			20		ns
t _{OZD}	MISO TRI-STATE-to-Driven time			10		ns
t _{OD}	MISO output delay time			15		ns


Typical values are parametric norms at VDD = 2.5 V, TA = 25°C, and recommended operating conditions at the time of product characterization. Typical values are not production tested.

These specifications support SPI 1.0 specifications.



6.8 Typical Characteristics

Typical device characteristics at $T_A = +25$ °C and VDD = 2.5 V, unless otherwise noted.



Copyright © 2015–2018, Texas Instruments Incorporated

Submit Documentation Feedback




7 Detailed Description

7.1 Overview

The LMH1218 is a 11.88Gbps/5.94Gbps/2.97Gbps/1.485Gbps/0.27Gbps/10GbE multi-rate serial digital video data cable driver with integrated reclocker intended for equalizing, reclocking, and driving data compatible to the SMPTE standards, proposed ST-2081/2, and 10GbE specifications. It is a 2-input, 2-output single-core chip, enabling 1:2 fan-out or 2:1 MUX operation. Each input has a $100-\Omega$ continuous time linear equalizer (CTLE) at the front-end, intended to compensate for loss over STP coax, fiber, or FR-4 backplane. OUT1 is a $100-\Omega$ driver compatible to 10GbE SFF-8431 optical module requirements. The LMH1218 OUT0 is a $75-\Omega$ cable driver compatible to the SMPTE and proposed ST-2081/2 requirements.

The referenceless Clock-and-Data Recovery (CDR) circuit selects between the two inputs based on user choice. The reclocked output can be driven to one or two outputs. One of the outputs supports $100-\Omega$ differential cable connection, while the other output can drive a $75-\Omega$ SMPTE specified cable while meeting transmitter requirements as specified in SMPTE standard. The LMH1218 locks to all required SDI data rates, including 270Mbps, 1.485 Gbps, 1.4835 Gbps, 2.97 Gbps, 2.967 Gbps, 5.94 Gbps, 5.934 Gbps, 11.88 Gbps, and 11.868 Gbps as well as 10.3125 Gbps. The LMH1218 is assembled in a 4 mm × 4 mm 24-pin QFN package. The chip can be programmed using SPI or SMBus interface.

7.2 Functional Block Diagram





7.3 Feature Description

The LMH1218 data path consists of several key blocks as shown in the *Functional Block Diagram*. These key circuits are:

- Loss of Signal Detector
- Continuous Time Linear Equalizer (CTLE) for FR4 Compensation
- 2:1 Multiplexer/1:2 Fanout
- CDR
- Eye Monitor
- Differential Output Selection
- 75- Ω and 100- Ω Output Drivers
- SMBus/SPI Configuration

7.3.1 Loss of Signal Detector

The LMH1218 supports two high speed differential input ports, with internal $100-\Omega$ terminations. The inputs must be AC coupled. The external AC coupling capacitor value should take into account the pathological low frequency content. For most applications, the RC time constant of 4.7 μ F AC coupling capacitor plus the $50-\Omega$ termination resistor is capable of handing the pathological video pattern's low frequency content.

The signal detect circuit is designed to assert when data traffic with a certain minimum amplitude is present at the input of the device. It is also designed to de-assert, or remain de-asserted, when there is noise below certain amplitude at the input to the device.

The LMH1218 has two signal detect circuits, one for each input. Each signal detect threshold can be set independently. By default, both signal detects are powered on. The user selects IN1 or IN0 through SMBus/SPI interface.

7.3.2 Continuous Time Linear Equalizer (CTLE)

The LMH1218 has receive-side equalization, and a key part is the Continuous Time Linear Equalizer (CTLE). This circuit operates on the received differential signal and compensates for frequency-dependent loss due to the transmission media. The CTLE applies gain to the input signal. This gain varies over frequency: higher frequencies are boosted more than lower frequencies. The CTLE works to restore the input signal to full amplitude across a wide range of frequencies.

The CTLE consists of 4 stages with each stage having two boost control bits. This allows 256 different boost settings. CTLE boost levels are determined by summing the boost levels of the 4 stages. The CTLE is configured manually. Refer to *LMH1218 Programming Guide* (SNLU174) on how to quickly select the most appropriate CTLE boost setting.

There are two CTLEs, one for each input, INO and IN1. Only one CTLE is enabled at a time, according to the user input channel selection. If INO is selected, the CTLE for INO is powered on and the IN1 CTLE is powered off. The CTLE compensates for up to 27 dB of loss at 6 GHz. The CTLE is able to handle low loss channels without over-equalizing by bypassing the CTLE.



Feature Description (continued)

7.3.3 2:1 Multiplexer

A 2:1 input multiplexor connects IN0 and IN1 to the CDR. By default, IN0 is selected. To select IN1, the 2:1 multiplexer must be set. Refer to *LMH1218 Programming Guide* (SNLU174) for detailed settings.

7.3.4 Clock and Data Recovery

By default, the equalized data is fed into the CDR for clock and data recovery. The CDR consists of a reference-less Phase Frequency Detector (PFD), Charge Pump (CP), Voltage Controlled Oscillator (VCO), and Output Data Multiplexer (Mux).

The inputs to the Phase and Frequency Detector (PFD) are the data after the CTLE as well as I and Q clocks from the VCO. The LMH1218 will attempt to lock to the incoming data by tuning the VCO to phase-lock to the incoming data rate.

The supported data rates are listed in the following table. Refer to *LMH1218 Programming Guide* (SNLU174) for further information on configuring the LMH1218 for different data rates.

DATA RATE RANGE	CDR MODE	COMMENT
11.88 Gbps, 11.868 Gbps	Enabled	
5.94Gbps, 5.934 Gbps	Enabled	
2.97 Gbps, 2.967 Gbps	Enabled	
1.485 Gbps, 1.4835 Gbps	Enabled	
270 Mbps	Enabled	
10.3125 Gbps	Enabled	
125 Mbps	Disabled	At 125 Mbps device is in CDR bypass
1.25 Gbps	Disabled	At 1.25 Gbps device is in CDR bypass

Table 1. Supported Data Rates

7.3.5 Eye Opening Monitor (EOM)

The LMH1218 has an on-chip eye opening monitor (EOM) which can be used to analyze, monitor, and diagnose the performance of the link. The EOM operates on the post-equalized waveform, just prior to the data sampler. Therefore, it captures the effects of all the equalization circuits within the receiver before the data is reclocked. The EOM is operational for 1.485 Gbps and higher data rates.

The EOM monitors the post-equalized waveform in a time window that spans one unit intervals and a configurable voltage range that spans up to ± 400 mV differential. The time window and voltage range are divided into 64 steps, so the result of the eye capture is a 64 × 64 matrix of "hits," where each point represents a specific voltage and phase offset relative to the main data sampler. The number of "hits" registered at each point needs to be taken in context with the total number of bits observed at that voltage and phase offset in order to determine the corresponding probability for that point. The number of bits observed at each point is configurable.

A common measurement performed by the EOM is the horizontal and vertical eye opening. The horizontal eye opening (HEO) represents the width of the post-equalized eye at 0-V differential amplitude, measured in unit intervals or picoseconds. The vertical eye opening (VEO) represents the height of the post-equalized eye, measured midway between the mean zero crossing of the eye. This position in time approximates the CDR sampling phase.

The resulting 64×64 matrix produced by the EOM can be processed by software and visualized in a number of ways. Two common ways to visualize this data are shown in Figure 7 and Figure 8. These diagrams depict examples of eye monitor plot implemented by software. The first plot is an example of using the EOM data to plot a basic eye using ASCII character, which can be useful for simple diagnostics software. The second plot shows the first derivative of the EOM data, revealing the density of hits and the actual waveforms and crossing that comprise the eye.



7.3.6 Fast EOM

Fast EOM is a mechanism that provides an option to read out EOM through SPI/SMBus interfaces by reading the hits observed for each point of 64×64 points matrix. Since SPI interface operates at faster clock rate than SMBus interface, the SPI master will have to wait until the EOM start bit, reg 0x24[0], goes low. This indicates EOM samples are available and the SPI master can proceed to read register 0x25 and 0x26. Refer to *LMH1218 Programming Guide* (SNLU174) for further details of Fast EOM operation.

7.3.6.1 SMBus Fast EOM Operation

In SMBus mode, the read on register 0x26 acts as an automatic trigger to read the next EOM count value:

- 1. Enable EOM (power it on), and set VRANGE=0. Write Reg 0x24[7] to 1 to turn on fast EOM
- 2. Do burst read register 0x25 and 0x26 (EOM hit count) and discard
- 3. Do burst read register 0x25 and 0x26 (EOM hit count) and discard
- 4. Do burst read register 0x25 and 0x26 (EOM hit count) and save
- 5. Perform Step 4 4095 times (64 x 64 cells)

7.3.6.2 SPI Fast EOM Operation

To perform EOM calculation over SPI:

- 1. Enable EOM (power it on), and set VRANGE=0. Write Reg 0x24[7] to 1 to turn on fast EOM
- 2. Read Reg 0x26 to initialize. Discard read data
- 3. Read Reg 0x24[0] which is EOM start bit. Wait for this bit to go low
- 4. Read register 0x26 EOM hit count and discard. Read on register 0x26 will automatically trigger the next Fast Eye calculation
- 5. Read Reg 0x24[0]. Wait for this bit to go low
- 6. Do burst read on register 0x25 and 0x26 to get the EOM count value.
- 7. Repeat Steps 5 and 6 4095 times (64 x 64 cells)

7.3.7 LMH1218 Device Configuration

The control pins can be used to configure different operations depending on the functional modes as described in Table 2.

Table 2. Control Pins

		FUI	NCTIONAL MODES
PIN#	PIN NAME	SPI	SMBus_Slave
1	MODE_SEL	1 kΩ to VDD	1 $k\Omega$ to GND
2	IN_OUT_SEL_SPI_SS_N_ADDR0	SPI_SS_N	ADDR0
3	EQ_SCL_SCK	SPI_SCK	SMBUS_SCL
4	OUT_CTRL_MOSI_SDA	SPI_MOSI	SMBUS SDA
6	ENABLE	ENABLE	ENABLE
13	LOS_INT_N	LOS_INT_N	LOS_INT_N
15	VOD_MISO_ADDR1	SPI_MISO	ADDR1
16	LOCK	LOCK	LOCK



7.3.7.1 MODE SEL

This pin can be configured in 4 possible ways:

1. $1 k\Omega$ to VDD: This puts the part in SPI mode

2. Float (Default): Reserved

3. 20 kΩ to GND: Reserved

4. 1 $k\Omega$ to GND: This puts the part in SMBus mode

7.3.7.2 **ENABLE**

Normal operation when ENABLE is pulled high, and powers down the device when pulled low.

Table 3. ENABLE Selection

ENABLE	POWER CONDITION
1 kΩ to GND	Power down device (signal detectors powered down, registers at reset state)
20 $k\Omega$ to GND	Reserved
Float	Reserved
1 kΩ to VDD	Normal Operation

7.3.7.3 LOS_INT_N

LOS_INT_N pin is an open drain output. When the channel that has been selected cannot detect a signal at the high-speed input pins (as defined by the assert levels), the pin pulls low. Pin 13 can be configured through share register 0xFF[5] for interrupt functionality.

In SMBus/SPI mode, this pin can be configured as an interrupt. This pin is asserted low when there is an interrupt and goes back high when the interrupt status register is read. There are 7 separate masks for different interrupt sources. These interrupt sources are:

- 1. If there is a LOS transition on IN0, irrespective of the input channel selected (2 separate masks).
- 2. If there is a LOS transition on IN1, irrespective of the input channel selected (2 separate masks).
- 3. HEO or VEO goes below a certain threshold as specified in the registers (1 mask).
- 4. Lock transition, whether it is asserted or de-asserted disabled by default (2 mask).

7.3.7.4 LOCK

Indicates the lock status of the CDR. When CDR is locked this pin is asserted high.

Copyright © 2015–2018, Texas Instruments Incorporated Product Folder Links: *LMH1218*



7.3.7.5 SMBus MODE

The SMBus interface can also be used to control the device. If pin 1 (MODE_SEL) is pulled low through 1 k Ω to GND, then Pins 3, 4 are configured as the SMBUS_SCL and SMBUS_SDA respectively. Pins 2, 15 are address straps, **ADDR0/ADDR1** respectively, during power up.

The maximum operating speed supported on the SMBus pins is 400 kHz.

Table 4. SMBus MODE

ADDR0	ADDR1	ADDR0 [BINARY]	ADDR1 [BINARY]	7-Bit SLAVE ADDRESS [HEX]	8-Bit WRITE COMMAND [HEX]
1 kΩ to GND	1 kΩ to GND	00	00	0D	1A
1 kΩ to GND	20 kΩ to GND	00	01	0E	1C
1 kΩ to GND	Float	00	10	0F	1E
1 kΩ to GND	1 kΩ to VDD	00	11	10	20
20 kΩ to GND	1 kΩ to GND	01	00	11	22
20 kΩ to GND	20 kΩ to GND	01	01	12	24
20 kΩ to GND	Float	01	10	13	26
20 kΩ to GND	1 kΩ to VDD	01	11	14	28
Float	1 kΩ to GND	10	00	15	2A
Float	20 kΩ to GND	10	01	16	2C
Float	Float	10	10	17	2E
Float	1 kΩ to VDD	10	11	18	30
1 kΩ to VDD	1 kΩ to GND	11	00	19	32
1 kΩ to VDD	kΩ to VDD 20 kΩ to GND		01	1A	34
1 kΩ to VDD	Float	11	10	1B	36
1 kΩ to VDD	1 kΩ to VDD	11	11	1C	38

Note: These are 7 bit addresses. Therefore, the LSB must be added to indicate read/write. LSB equal to zero indicates write and 1 indicates SMBus read operation. For example, for 7 bit hex address 0x0D, the I2C hex address byte is 0x1A to write and 0X1B to read.



7.3.7.6 SMBus READ/WRITE Transaction

The System Management Bus (SMBus) is a two-wire serial interface through which various system component chips can communicate with the master. Slave devices are identified by having a unique device address. The two-wire serial interface consists of SCL and SDA signals. SCL is a clock output from the Master to all of the Slave devices on the bus. SDA is a bidirectional data signal between the Master and Slave devices. The LMH1218 SMBUS SCL and SDA signals are open drain and require external pull up resistors.

Start and Stop:

The Master generates Start and Stop conditions at the beginning and end of each transaction.

- · Start: High to low transition (falling edge) of SDA while SCL is high
- · Stop: Low to high transition (rising edge) of SDA while SCL is high




Figure 9. Start and Stop Conditions

The Master generates 9 clock pulses for each byte transfer. The 9th clock pulse constitutes the ACK cycle. The transmitter releases SDA to allow the receiver to send the ACK signal. An ACK is when the device pulls SDA low, while a NACK is recorded if the line remains high.




Figure 10. Acknowledge (ACK)

Product Folder Links: LMH1218

Copyright © 2015-2018, Texas Instruments Incorporated



Writing data from a master to a slave comprises of 3 parts as noted in figure Figure 11

- The master begins with start condition followed by the slave device address with the R/W bit cleared
- The 8-bit register address that will be written
- The data byte to write




Figure 11. SMBus Write Operation

SMBus read operation consists of four parts

- The master initiates the read cycle with start condition followed by slave device address with the R/W bit cleared
- The 8-bit register address that is to be read
- After acknowledgment from the slave, the master initiates a re-start condition
- The slave device address is resent followed with R/W bit set
- After acknowledgment from the slave, the data is read back from the slave to the master. The last ACK is high if there are no more bytes to read




Figure 12. SMBus Read Operation




Figure 13. SMBus Timing Parameters

Copyright © 2015-2018, Texas Instruments Incorporated Product Folder Links: LMH1218



7.3.7.7 SPI Mode

The SPI (Serial Peripheral Interface) bus standard can be used to control the device. The SPI Mode is enabled when MODE_SEL Pin 1 is pulled high through the 1-k Ω resistor. The SPI bus comprises of 4 pins: Pin 2, Pin 3, Pin 4, and Pin 15:

- 1. MOSI Pin 4: Master Output Slave Input. Configured as toggling input.
- 2. MISO Pin 15: Master Input, Slave Output: Configured as a toggling output
- 3. SS_N Pin 2: Slave Select (active low). Configured as toggling input.
- 4. SCK Pin 3: Serial clock (output from master). Configured as toggling input.

The maximum operating speed supported on the SPI bus is 20 MHz.

7.3.7.7.1 SPI READ/WRITE Transaction

Each SPI transaction to a single device is 17 bits long and is framed by SS_N asserted low. The MOSI input is ignored and the MISO output is floated whenever SS_N is de-asserted (High).

The bits are shifted in left-to-right. The first bit is R/W, so it is 1 for reads and 0 for writes. Bits A7-A0 are the 8-bit register address, and bits D7-D0 are the 8-bit read or write data. The prior SPI command, address, and data are shifted out on MISO as the current command, address, and data are shifted in on MOSI. In all SPI transactions, the MISO output signal is enabled asynchronously when SS N becomes asserted.

R/W A7 A6 A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2	R/W	' A7 A6	A5 A4			A1	A0	D7	D6	D5	D4	D3		D1	D0
---	-----	---------	-------	--	--	----	----	----	----	----	----	----	--	----	----

Figure 14. MOSI

7.3.7.7.2 SPI Write Transaction Format

For SPI writes, the R/W bit is 0. SPI write transactions are 17 bits per device, and the command is executed on the rising edge of SS_N, as shown in Figure 15. The SPI transaction always starts on the rising edge of the clock.

Figure 15. MOSI

0	A7	A6	A5	A4	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

The signal timing for a SPI Write transaction is shown in Figure 16. The "prime" values on MISO (for example, A7") reflect the contents of the shift register from the previous SPI transaction, and are a "don't-care" for the current transaction.




Figure 16. Signal Timing for a SPI Write Transaction



7.3.7.7.3 SPI Read Transaction Format

A SPI read transaction is 34 bits per device consisting of two 17 bits frames. The first 17-bit read transaction, first frame, shifts in the address to be read, followed by a dummy transaction, second frame, to shift out 17-bit read data. The R/W bit is 1 for the read transaction, as shown in Figure 17.

The first 17 bits from the read transaction specifies 1-bit of RW and 8-bits of address A7-A0 in the first 8 bits. The eight 1's following the address are ignored. The second dummy transaction acts like a read operation on address 0xFF and needs to be ignored. However, the transaction is necessary in order to shift out the read data D7-D0 in the last 8 bits of the MISO output.

The signal timing for a SPI Read Transaction is shown in Figure 17. As with the SPI Write, the "prime" values on MISO during the first 16 clocks are a don't-care for this portion of the transaction. Note, however, that the values shifted out on MISO during the last 17 clocks reflect the read address and 8-bit read data for the current transaction.




Figure 17. Signal Timing for a SPI Read Transaction



7.3.7.8 SPI Daisy Chain

The LMH1218 includes an enhanced SPI controller that supports daisy-chaining the serial configuration data among multiple LMH1218 devices. The LMH1218 device supports SPI Daisy Chain between devices with an 8-bit SPI addressing scheme. Each LMH1218 device is directly connected to the SCK and SS_N pins of the Host. However, only the first LMH1218 device in the chain is connected to the Host's MOSI pin, and only the last device in the chain is connected to the Host's MISO pin. The MOSI pin of each intermediate LMH1218 device in the chain is connected to the MISO pin of the previous LMH1218 device, thereby creating a serial shift register. This architecture is shown in Figure 18:




Figure 18. Daisy-Chain Configuration

In a daisy-chain configuration of N LMH1218 devices, the Host conceptually sees a long shift register of length 17xN. Therefore the length of a Basic SPI Transaction, as described above, is 17xN; in other words, SS_N is asserted for 17xN clock cycles.

7.3.7.8.1 SPI Daisy Chain Write Example

The following example make some assumptions:

The daisy-chain is 3 LMH1218 devices long, comprising Devices 1, 2, and 3 as shown in Figure 18. Therefore, each Basic SPI Transaction is 17x3 = 51 clocks long.

In Figure 19, the following occurs at the end of the transaction:

- Write 0x5A to register 0x12 in Device 3
- Write 0x3C to register 0x34 in Device 2
- Write 0x00 to register 0x56 in Device 1

Note that the bits are shifted out of MOSI left to right. The MISO pin is not shown as it reflects shift register contents from a prior transaction.



Figure 19. MOSI Write



7.3.7.8.2 SPI Daisy Chain Write Read Example

In Figure 20 and Figure 21, the following occurs at the end of the first transaction:

- Write 0x22 to register 0x01 in Device 3
- Latch the data from register 0x34 in Device 2
- Write 0x44 to register 0x76 in Device 1



Figure 20. SPI Daisy Chain Write Read First Frame Illustration

MOSI (Host)	1	0xFF	0xFF	1	0xFF	0xFF	1	0xFF	0xFF
MISO (Host)	0	0x01	0x22	1	0x34	0x3C	0	0x76	0x44

Figure 21. SPI Daisy Chain Write Read second Frame Illustration

7.3.7.8.2.1 SPI Daisy Chain Length of Daisy Chain Illustration

A useful operation for the Host may be to detect the length of the daisy-chain. This is a simple matter of shifting in a series of known data values (0x7F, 0xAA) in the example in Figure 22. After N+1 writes, the known data value will begin to appear on the Host's MISO pin.



Figure 22. MOSI (Host)

7.3.8 Power-On Reset

The LMH1218 has an internal power-on reset (PoR) circuitry which initiates a self-clearing reset after the power is applied to the VDD pins.

7.4 Device Functional Modes

The LMH1218 features can be programmed via SPI, or SMBus interface. *LMH1218 Device Configuration* describes detailed operation using SPI, or SMBus interface.

7.5 Programming

For more information on device programming, refer to *LMH1218 Programming Guide* (SNLU174). Register initialization is required at power-up or after reset. See *Initialization Set Up*



7.6 Register Maps

The LMH1218 register set definition is divided into four groups:

- 1. Global Registers: Chip ID, Interrupt status, LOS registers
- 2. Receiver Registers: Equalizer boost settings and signal detect setting
- 3. CDR Registers: PLL control
- 4. Transmitter Registers: OUT0 and OUT1 parameter setting

Additionally, the global register is divided into share and channel registers. Share registers define chip ID, device revision while channel registers are feature-specific.

The typical device initialization sequence for the LMH1218 includes the followings. For detailed register settings refer to *LMH1218 Programming Guide* (SNLU174).

- 1. Shared Register Configuration
 - a. Reading device ID
 - b. Selecting interrupt on to LOS pin
 - c. Settings up the register to access the channel registers
- 2. Channel Register Configuration
 - a. CDR Reset
 - b. Interrupt register configuration
 - c. CDR data rate selection
 - d. Optional Input/Output selection
 - e. Optional VOD selection
 - f. CDR Reset and Release



7.6.1 Global Registers

Table 5. Global Registers

REGISTER NAME	BITS	FIELD REGISTER ADDRESS	DEFAULT	R/RW	DESCRIPTION
SMBus Observation		Reg_0x00 Share	0x00		SMBus Address Observation
	7	SMBUS_addr3	0	R	
	6	SMBUS_addr2	0	R	CMP. contract of contraction
	5	SMBUS_addr1	0	R	SMBus strap observation
	4	SMBUS_addr0	0	R	
	3	Reserved	0	RW	
	2	Reserved	0	RW	
	1	Reserved	0	RW	
	0	Reserved	0	RW	
Reset Shared Regs		Reg 0x04 Share	0x01		Shared Register Reset
	7	Reserved	0	RW	
	6	rst_i2c_regs	0	RW	1: Reset Shared Registers 0: Normal operation
	5	Reserved	0	RW	
	4	Reserved	0	RW	
	3	Reserved	0	RW	
	2	Reserved	0	RW	
	1	Reserved	0	RW	
	0	Reserved	1	RW	
Enable SMBus Strap		Reg 0x06 Share	0x00		Allow SMBus strap observation
	7	Reserved	0	RW	
	6	Reserved	0	RW	
	5	Reserved	0	RW	
	4	Reserved	0	RW	
	3	Test control[3]	0	RW	
	2	Test control[2]	0	RW	Set to >9 to allow strap observation on
	1	Test control[1]	0	RW	share reg 0x00
	0	Test control[0]	0	RW	
Device Version		Reg 0xF0 Share	0x01		Device Version
	7	VERSION[7]	0	RW	
	6	VERSION[6]	0	RW	
	5	VERSION[5]	0	RW	
	4	VERSION[4]	0	RW	Business
	3	VERSION[3]	0	RW	Device revision
	2	VERSION[2]	0	RW	
	1	VERSION[1]	0	RW	
	0	VERSION[0]	1	RW	



Table 5. Global Registers (continued)

Table 5. Global Registers (continued)							
REGISTER NAME	BITS	FIELD REGISTER ADDRESS	DEFAULT	R/RW	DESCRIPTION		
Device ID		Reg 0xF1 Share	0x60		Device ID		
	7	DEVICE_ID[7]	0	RW			
	6	DEVICE_ID[6]	1	RW			
	5	DEVICE_ID[5]	1	RW			
	4	DEVICE_ID[4]	0	RW	Daviss ID		
	3	DEVICE_ID[3]	0	RW	Device ID		
	2	DEVICE_ID[2]	0	RW			
	1	DEVICE_ID[1]	0	RW			
	0	DEVICE_ID[0]	0	RW			
Channel Control		Reg 0xFF Control	0x00		Enable Channel Control		
	7	Reserved	0	RW			
	6	Reserved	0	RW			
	5	los_int_bus_sel	0	RW	Selects interrupt onto LOS pin Select signal detect onto LOS pin		
	4	Reserved	0	RW			
	3	Reserved	0	RW			
	2	en_ch_Access	0	RW	Enables access to channel registers Enable access to share register		
	1	Reserved	0	RW			
	0	Reserved	0	RW			
Reset_Channel_Regs		Reg_0x00 Channel	0x00		Reset all Channel Registers to Default Values		
	7	Reserved	0				
	6	Reserved	0				
	5	Reserved	0				
	4	Reserved	0				
	3	Reserved	0				
	2	Rst_regs	0		Reset Channel Registers (self clearing) Normal operation		
	1	Reserved	0				
	0	Reserved	0				
LOS_status		Reg_0x01 Channel	0x00		Signal Detect Status		
	7	Reserved	0	RW			
	6	Reserved	0	RW			
	5	Reserved	0	RW			
	4	Reserved	0	RW			
	3	Reserved	0	RW			
	2	Reserved	0	RW			
	1	LOS1	0	R	1: Loss of signal on IN1 0: Signal present on IN1		
	0	LOS0	0	R	1: Loss of signal on IN0 0: Signal present on IN0		

 $\label{localization} {\it Copyright} @ 2015-2018, {\it Texas Instruments Incorporated} \\ {\it Product Folder Links: LMH1218}$



Table 5. Global Registers (continued)

REGISTER NAME	BITS	FIELD REGISTER ADDRESS	DEFAULT	R/RW	DESCRIPTION
CDR_Status_1		Reg_0x02 Channel	0x00		CDR Status
	7	Reserved	0	R	
	6	Reserved	0	R	
	5	Reserved	0	R	
	4	cdr_status[4]	0	R	11: CDR locked
	3	cdr_status[3]	0	R	00: CDR not locked
	2	Reserved	0	R	
	1	Reserved	0	R	
	0	Reserved	0	R	
Interrupt Status Register		Reg 0x54 Channel	0x00		Interrupt Status (clears upon read)
	7	Sigdet	0	R	Signal Detect from the selected input asserted Signal Detect from the selected input de-asserted
	6	cdr_lock_int	0	R	1: CDR Lock interrupt 0: No interrupt from CDR Lock
	5	signal_det1_int	0	R	IN1 Signal Detect interrupt No interrupt from IN1 Signal Detect
	4	signal_det0_int	0	R	IN0 Signal Detect interrupt No interrupt from IN0 Signal Detect
	3	heo_veo_int	0	R	HEO_VEO Threshold reached interrupt No interrupt from HEO_VEO
	2	cdr_lock_loss_int	0	R	1: CDR loss of lock interrupt 0: No interrupt from CDR lock
	1	signal_det1_loss_int	0	R	IN1 Signal Detect loss interrupt No interrupt from IN1 Signal Detect
	0	signal_det0_loss_int	0	R	IN0 Signal Detect loss interrupt No interrupt from IN0 Signal Detect



Table 5. Global Registers (continued)

REGISTER NAME	BITS	FIELD REGISTER ADDRESS	DEFAULT	R/RW	DESCRIPTION
Interrupt Control		Reg 0x56 Channel	0x00		Interrupt Mask
	7	Reserved	0	RW	
	6	cdr_lock_int_en	0	RW	Enable Interrupt if CDR lock is achieved Disable interrupt if CDR lock is achieved
	5	signal_det1_int_en	0	RW	Enable interrupt if IN1 Signal Detect is asserted Disable interrupt if IN1 Signal Detect is asserted
	4	signal_det0_int_en	0	RW	Enable interrupt if IN0 Signal Detect is asserted Disable interrupt if IN0 Signal Detect is asserted
	3	heo_veo_int_en	0	RW	Enable interrupt if HEO-VEO threshold is reached Disable interrupt due to HEO-VEO threshold
	2	cdr_lock_loss_int_en	0	RW	Enable interrupt if CDR loses lock Disable interrupt if CDR loses lock
	1	signal_det1_loss_int_en	0	RW	Enable interrupt if there is loss of signal on IN1 Disable interrupt if there is loss of signal on IN1
	0	signal_det0_loss_int_en	0	RW	Enable interrupt if there is loss of signal on IN0 Disable interrupt if there is loss of signal on IN0



7.6.2 Receiver Registers

Table 6. Receiver Registers

REGISTER NAME	BITS	FIELD REGISTER ADDRESS	DEFAULT	R/RW	DESCRIPTION
EQ_Boost		Reg 0x03 Channel	0x80		4 Stage EQ Boost Levels. Read-back value going to CTLE in reg_0x52. Used for setting EQ value when reg_0x2D[3] is high
	7	eq_BST0[1]	1	RW	2 Bits control for stage 0 of the CTLE.
	6	eq_BST0[0]	0	RW	Adapts during CTLE adaptation
	5	eq_BST1[1]	0	RW	2 Bits control for stage 1 of the CTLE.
	4	eq_BST1[0]	0	RW	Adapts during CTLE adaptation
	3	eq_BST2[1]	0	RW	2 Bits control for stage 2 of the CTLE.
	2	eq_BST2[0]	0	RW	Adapts during CTLE adaptation
	1	eq_BST3[1]	0	RW	2 Bits control for stage 3 of the CTLE.
	0	eq_BST3[0]	0	RW	Adapts during CTLE adaptation
SD_EQ		Reg_0x0D Channel	0x00		270 Mbps EQ Boost Setting
	7	Reserved	0	RW	
	6	Reserved	0	RW	
	5	Reserved	0	RW	
	4	Reserved	0	RW	
	3	Reserved	0	RW	
	2	Reserved	0	RW	
	1	Reserved	0	RW	
	0	Mr_auto_eq_en_bypass	0	RW	1: EQ Bypass for 270 Mbps 0: Use EQ Settings in reg0x03[7:0] for 270 Mbps Note: If 0x13[1] mr_eq_en_bypass is set, bypass would be set and auto-bypass has no significance.
EQ_SD_CONFIG		Reg 0x13 Channel	0x90		Channel EQ Bypass and Power Down
	7	Reserved	1	RW	
	6	sd_0_PD	0	RW	Power Down IN0 Signal Detect IN0 Signal Detect normal operation
	5	sd_1_PD	0	RW	Power Down IN1 Signal Detect IN1 Signal Detect normal operation
	4	Reserved	1	RW	
	3	eq_PD_EQ	0	RW	Controls the power-state of the selected channel. The un-selected channel is always powered-down 1: Powers down selected channel EQ stage 0: Powers up EQ of the selected channel
	2	Reserved	0	RW	
	1	eq_en_bypass	0	RW	1: Bypass stage 3 and 4 of CTLE 0: Enable Stage 3 and 4 of CTLE
	0	Reserved	0	RW	



REGISTER NAME	BITS	FIELD REGISTER ADDRESS	DEFAULT	R/RW	DESCRIPTION
SD0_CONFIG		Reg 0x14 Channel	0x00		IN0 Signal Detect Threshold Setting
	7	Reserved	0	RW	
	6	Reserved	0	RW	
	5	sd_0_refa_sel[1]	0	RW	Controls signal detect S _{DH} - Assert [5:4],
	4	sd_0_refa_sel[0]	0	RW	S _{DL} - De-Assert [3:2], thresholds for IN0 0000: Default levels (nominal)
	3	sd_0_refd_sel[1]	0	RW	0101: Nominal -2 mV
	2	sd_0_refd_sel[0]	0	RW	1010: Nominal +5 mV 1111: Nominal +3 mV
	1	Reserved	0	RW	
	0	Reserved	0	RW	
SD1_CONFIG		Reg_0x15 Channel	0x00		IN1 Signal Detect Threshold Setting
	7	Reserved	0	RW	
	6	Reserved	0	RW	
	5	sd_1_refa_sel[1]	0	RW	Controls signal detect S _{DH} - Assert [5:4],
	4	sd_1_refa_sel[0]	0	RW	S _{DL} - De-Assert [3:2], thresholds for IN1 0000: Default levels (nominal)
	3	sd_1_refd_sel[1]	0	RW	0101: Nominal -2 mV
	2	sd_1_refd_sel[0]	0	RW	1010: Nominal +5 mV 1111: Nominal +3 mV
	1	Reserved	0	RW	
	0	Reserved	0	RW	
EQ_BOOST_OV		Reg_0x2D Channel	0x88		EQ Boost Override
	7	Reserved	1	RW	
	6	Reserved	0	RW	
	5	Reserved	0	RW	
	4	Reserved	0	RW	
	3	reg_eq_bst_ov	1	RW	1: Enable EQ boost over ride- refer to the LMH1218 Programming Guide (SNLU174) 0: Disable EQ boost over ride
	2	Reserved	0	RW	
	1	Reserved	0	RW	
	0	Reserved	0	RW	
CTLE Setting		Reg_0x31 Channel	0x00		CTLE Mode of Operation and Input/Output Mux Selection
	7	Reserved	0	RW	
	6	adapt_mode[1]			00: Normal Operation - Manual CTLE
	5	adapt_mode[0]	00	RW	Setting 01: Test Mode - Refer to the <i>LMH1218 Programming Guide</i> (SNLU174) Other Settings - Invalid
	4	Reserved	0	RW	
	3	Reserved	0	RW	
	2	Reserved	0	RW	
	1	input_mux_ch_sel[1]	0	RW	IN0/1 and OUT0/1 selection
	0	input_mux_ch_sel[0]	0	RW	00: selects IN0 and OUT0/1 01: selects IN0 and OUT0 10: selects IN1 and OUT1 11: selects IN1 and OUT0/1



		FIELD REGISTER			
REGISTER NAME	BITS	ADDRESS	DEFAULT	R/RW	DESCRIPTION
LOW_RATE_ EQ_BST		Reg 0x3A Channel	0x00		HD and SD EQ Level
	7	fixed_eq_BST0[1]	0	RW	
	6	fixed_eq_BST0[0]	0	RW	
	5	fixed_eq_BST1[1]	0	RW	When CTLE is operating in test mode, Reg 0x3A[7:0] forces fixed EQ setting for
	4	fixed_eq_BST1[0]	0	RW	data rates <= 3Gbps. In normal operating
	3	fixed_eq_BST2[1]	0	RW	manual mode Reg_0x03 forces EQ boost.
	2	fixed_eq_BST2[0]	0	RW	Note <i>LMH1218 Programming Guide</i> (SNLU174) for details
	1	fixed_eq_BST3[1]	0	RW	
	0	fixed_eq_BST3[0]	0	RW	
BST_Indx0		Reg_0x40 Channel	0x00		Index0 4 Stage EQ Boost. Note <i>LMH1218 Programming Guide</i> (SNLU174) for details
	7	I0_BST0[1]	0	RW	Index 0 Boost Stage 0 bit 1
	6	I0_BST0[0]	0	RW	Index 0 Boost Stage 0 bit 0
	5	I0_BST1[1]	0	RW	Index 0 Boost Stage 1 bit 1
	4	I0_BST1[0]	0	RW	Index 0 Boost Stage 1 bit 0
	3	I0_BST2[1]	0	RW	Index 0 Boost Stage 2 bit 1
	2	I0_BST2[0]	0	RW	Index 0 Boost Stage 2 bit 0
	1	I0_BST3[1]	0	RW	Index 0 Boost Stage 3 bit 1
	0	I0_BST3[0]	0	RW	Index 0 Boost Stage 3 bit 0
BST_Indx1		Reg 0x41 Channel	0x40		Index1 4 Stage EQ Boost.
	7	I1_BST0[1]	0	RW	Index 1 Boost Stage 0 bit 1
	6	I1_BST0[0]	1	RW	Index 1 Boost Stage 0 bit 0
	5	I1_BST1[1]	0	RW	Index 1 Boost Stage 1 bit 1
	4	I1_BST1[0]	0	RW	Index 1 Boost Stage 1 bit 0
	3	I1_BST2[1]	0	RW	Index 1 Boost Stage 2 bit 1
	2	I1_BST2[0]	0	RW	Index 1 Boost Stage 2 bit 0
	1	I1_BST3[1]	0	RW	Index 1 Boost Stage 3 bit 1
	0	I1_BST3[0]	0	RW	Index 1 Boost Stage 3 bit 0
BST_Indx2		Reg 0x42 Channel	0x80		Index2 4 Stage EQ Boost.
	7	I2_BST0[1]	1	RW	Index 2 Boost Stage 0 bit 1
	6	I2_BST0[0]	0	RW	Index 2 Boost Stage 0 bit 0
	5	I2_BST1[1]	0	RW	Index 2 Boost Stage 1 bit 1
	4	I2_BST1[0]	0	RW	Index 2 Boost Stage 1 bit 0
	3	I2_BST2[1]	0	RW	Index 2 Boost Stage 2 bit 1
	2	I2_BST2[0]	0	RW	Index 2 Boost Stage 2 bit 0
	1	I2_BST3[1]	0	RW	Index 2 Boost Stage 3 bit 1
	0	I2_BST3[0]	0	RW	Index 2 Boost Stage 3 bit 0



Table 6. Receiver Registers (continued)						
REGISTER NAME	BITS	FIELD REGISTER ADDRESS	DEFAULT	R/RW	DESCRIPTION	
BST_Indx3		Reg 0x43 Channel	0x50		Index3 4 Stage EQ Boost.	
	7	I3_BST0[1]	0	RW	Index 3 Boost Stage 0 bit 1	
	6	I3_BST0[0]	1	RW	Index 3 Boost Stage 0 bit 0	
	5	I3_BST1[1]	0	RW	Index 3 Boost Stage 1 bit 1	
	4	I3_BST1[0]	1	RW	Index 3 Boost Stage 1 bit 0	
	3	13_BST2[1]	0	RW	Index 3 Boost Stage 2 bit 1	
	2	I3_BST2[0]	0	RW	Index 3 Boost Stage 2 bit 0	
	1	I3_BST3[1]	0	RW	Index 3 Boost Stage 3 bit 1	
	0	I3_BST3[0]	0	RW	Index 3 Boost Stage 3 bit 0	
BST_Indx4		Reg 0x44 Channel	0xC0		Index4 4 Stage EQ Boost.	
	7	I4_BST0[1]	1	RW	Index 4 Boost Stage 0 bit 1	
	6	I4_BST0[0]	1	RW	Index 4 Boost Stage 0 bit 0	
	5	I4_BST1[1]	0	RW	Index 4 Boost Stage 1 bit 1	
	4	I4_BST1[0]	0	RW	Index 4 Boost Stage 1 bit 0	
	3	I4_BST2[1]	0	RW	Index 4 Boost Stage 2 bit 1	
	2	I4_BST2[0]	0	RW	Index 4 Boost Stage 2 bit 0	
	1	I4_BST3[1]	0	RW	Index 4 Boost Stage 3 bit 1	
	0	I4_BST3[0]	0	RW	Index 4 Boost Stage 3 bit 0	
BST_Indx5		Reg 0x45 Channel	0x90		Index5 4 Stage EQ Boost.	
	7	I5_BST0[1]	1	RW	Index 5 Boost Stage 0 bit 1	
	6	I5_BST0[0]	0	RW	Index 5 Boost Stage 0 bit 0	
	5	I5_BST1[1]	0	RW	Index 5 Boost Stage 1 bit 1	
	4	I5_BST1[0]	1	RW	Index 5 Boost Stage 1 bit 0	
	3	I5_BST2[1]	0	RW	Index 5 Boost Stage 2 bit 1	
	2	I5_BST2[0]	0	RW	Index 5 Boost Stage 2 bit 0	
	1	I5_BST3[1]	0	RW	Index 5 Boost Stage 3 bit 1	
	0	I5_BST3[0]	0	RW	Index 5 Boost Stage 3 bit 0	
BST_Indx6		Reg 0x46 Channel	0x54		Index6 4 Stage EQ Boost.	
	7	I6_BST0[1]	0	RW	Index 6 Boost Stage 0 bit 1	
	6	I6_BST0[0]	1	RW	Index 6 Boost Stage 0 bit 0	
	5	I6_BST1[1]	0	RW	Index 6 Boost Stage 1 bit 1	
	4	I6_BST1[0]	1	RW	Index 6 Boost Stage 1 bit 0	
	3	I6_BST2[1]	0	RW	Index 6 Boost Stage 2 bit 1	
	2	I6_BST2[0]	1	RW	Index 6 Boost Stage 2 bit 0	
	1	I6_BST3[1]	0	RW	Index 6 Boost Stage 3 bit 1	
	0	I6_BST3[0]	0	RW	Index 6 Boost Stage 3 bit 0	
BST_Indx7		Reg 0x47 Channel	0xA0		Index7 4 Stage EQ Boost.	
	7	I7_BST0[1]	1	RW	Index 7 Boost Stage 0 bit 1	
	6	I7_BST0[0]	0	RW	Index 7 Boost Stage 0 bit 0	
	5	I7_BST1[1]	1	RW	Index 7 Boost Stage 1 bit 1	
	4	I7_BST1[0]	0	RW	Index 7 Boost Stage 1 bit 0	
	3	I7_BST2[1]	0	RW	Index 7 Boost Stage 2 bit 1	
	2	I7_BST2[0]	0	RW	Index 7 Boost Stage 2 bit 0	
	1	I7_BST3[1]	0	RW	Index 7 Boost Stage 3 bit 1	
	0	I7_BST3[0]	0	RW	Index 7 Boost Stage 3 bit 0	



REGISTER NAME	BITS	FIELD REGISTER ADDRESS	DEFAULT	R/RW	DESCRIPTION
BST_Indx8		Reg 0x48 Channel	0xB0		Index8 4 Stage EQ Boost.
	7	I8_BST0[1]	1	RW	Index 8 Boost Stage 0 bit 1
	6	I8_BST0[0]	0	RW	Index 8 Boost Stage 0 bit 0
	5	I8_BST1[1]	1	RW	Index 8 Boost Stage 1 bit 1
	4	I8_BST1[0]	1	RW	Index 8 Boost Stage 1 bit 0
	3	I8_BST2[1]	0	RW	Index 8 Boost Stage 2 bit 1
	2	I8_BST2[0]	0	RW	Index 8 Boost Stage 2 bit 0
	1	I8_BST3[1]	0	RW	Index 8 Boost Stage 3 bit 1
	0	I8_BST3[0]	0	RW	Index 8 Boost Stage 3 bit 0
BST_Indx9		Reg 0x49 Channel	0X95	0x95	Index9 4 Stage EQ Boost.
	7	I9_BST0[1]	1	RW	Index 9 Boost Stage 0 bit 1
	6	I9_BST0[0]	0	RW	Index 9 Boost Stage 0 bit 0
	5	I9_BST1[1]	0	RW	Index 9 Boost Stage 1 bit 1
	4	I9_BST1[0]	1	RW	Index 9 Boost Stage 1 bit 0
	3	I9_BST2[1]	0	RW	Index 9 Boost Stage 2 bit 1
	2	I9_BST2[0]	1	RW	Index 9 Boost Stage 2 bit 0
	1	I9_BST3[1]	0	RW	Index 9 Boost Stage 3 bit 1
	0	I9_BST3[0]	1	RW	Index 9 Boost Stage 3 bit 0
BST_Indx10		Reg 0x4A Channel	0x69		Index10 4 Stage EQ Boost.
	7	I10_BST0[1]	0	RW	Index 10 Boost Stage 0 bit 1
	6	I10_BST0[0]	1	RW	Index 10 Boost Stage 0 bit 0
	5	I10_BST1[1]	1	RW	Index 10 Boost Stage 1 bit 1
	4	I10_BST1[0]	0	RW	Index 10 Boost Stage 1 bit 0
	3	I10_BST2[1]	1	RW	Index 10 Boost Stage 2 bit 1
	2	I10_BST2[0]	0	RW	Index 10 Boost Stage 2 bit 0
	1	I10_BST3[1]	0	RW	Index 10 Boost Stage 3 bit 1
	0	I10_BST3[0]	1	RW	Index 10 Boost Stage 3 bit 0
BST_Indx11		Reg 0x4B Channel	0xD5		Index11 4 Stage EQ Boost.
	7	I11_BST0[1]	1	RW	Index 11 Boost Stage 0 bit 1
	6	I11_BST0[0]	1	RW	Index 11 Boost Stage 0 bit 0
	5	I11_BST1[1]	0	RW	Index 11 Boost Stage 1 bit 1
	4	I11_BST1[0]	1	RW	Index 11 Boost Stage 1 bit 0
	3	I11_BST2[1]	0	RW	Index 11 Boost Stage 2 bit 1
	2	I11_BST2[0]	1	RW	Index 11 Boost Stage 2 bit 0
	1	I11_BST3[1]	0	RW	Index 11 Boost Stage 3 bit 1
	0	I11_BST3[0]	1	RW	Index 11 Boost Stage 3 bit 0
BSTIndx12		Reg 0x4C Channel	0x99		Index12 4 Stage EQ Boost.
	7	I12_BST0[1]	1	RW	Index 12 Boost Stage 0 bit 1
	6	I12_BST0[0]	0	RW	Index 12 Boost Stage 0 bit 0
	5	I12_BST1[1]	0	RW	Index 12 Boost Stage 1 bit 1
	4	I12_BST1[0]	1	RW	Index 12 Boost Stage 1 bit 0
	3	I12_BST2[1]	1	RW	Index 12 Boost Stage 2 bit 1
	2	I12_BST2[0]	0	RW	Index 12 Boost Stage 2 bit 0
	1	I12_BST3[1]	0	RW	Index 12 Boost Stage 3 bit 1
	0	I12_BST3[0]	1	RW	Index 12 Boost Stage 3 bit 0



REGISTER NAME	BITS	FIELD REGISTER ADDRESS	DEFAULT	R/RW	DESCRIPTION
BST_Indx13		Reg 0x4D Channel	0xA5		Index13 4 Stage EQ Boost.
	7	I13_BST0[1]	1	RW	Index 13 Boost Stage 0 bit 1
	6	I13_BST0[0]	0	RW	Index 13 Boost Stage 0 bit 0
	5	I13_BST1[1]	1	RW	Index 13 Boost Stage 1 bit 1
	4	I13_BST1[0]	0	RW	Index 13 Boost Stage 1 bit 0
	3	I13_BST2[1]	0	RW	Index 13 Boost Stage 2 bit 1
	2	I13_BST2[0]	1	RW	Index 13 Boost Stage 2 bit 0
	1	I13_BST3[1]	0	RW	Index 13 Boost Stage 3 bit 1
	0	I13_BST3[0]	1	RW	Index 13 Boost Stage 3 bit 0
BST_Indx14		Reg 0x4E Channel	0xE6		Index14 4 Stage EQ Boost.
	7	I14_BST0[1]	1	RW	Index 14 Boost Stage 0 bit 1
	6	I14_BST0[0]	1	RW	Index 14 Boost Stage 0 bit 0
	5	I14_BST1[1]	1	RW	Index 14 Boost Stage 1 bit 1
	4	I14_BST1[0]	0	RW	Index 14 Boost Stage 1 bit 0
	3	I14_BST2[1]	0	RW	Index 14 Boost Stage 2 bit 1
	2	I14_BST2[0]	1	RW	Index 14 Boost Stage 2 bit 0
	1	I14_BST3[1]	1	RW	Index 14 Boost Stage 3 bit 1
	0	I14_BST3[0]	0	RW	Index 14 Boost Stage 3 bit 0
BST_Indx15		Reg 0x4F Channel	0xF9		Index15 4 Stage EQ Boost.
	7	I15_BST0[1]	1	RW	Index 15 Boost Stage 0 bit 1
	6	I15_BST0[0]	1	RW	Index 15 Boost Stage 0 bit 0
	5	I15_BST1[1]	1	RW	Index 15 Boost Stage 1 bit 1
	4	I15_BST1[0]	1	RW	Index 15 Boost Stage 1 bit 0
	3	I15_BST2[1]	1	RW	Index 15 Boost Stage 2 bit 1
	2	I15_BST2[0]	0	RW	Index 15 Boost Stage 2 bit 0
	1	I15_BST3[1]	0	RW	Index 15 Boost Stage 3 bit 1
	0	I15_BST3[0]	1	RW	Index 15 Boost Stage 3 bit 0
Active_EQ		Reg 0x52 Channel	0x00		Active CTLE Boost Setting Read Back
7101170_EQ	7	eq_bst_to_ana[7]	0	R	Then of the Book County House Back
	6	eq_bst_to_ana[6]	0	R	
	5	eq_bst_to_ana[5]	0	R	
	4	eq_bst_to_ana[4]	0	R	
	3	eq_bst_to_ana[3]	0	R	Read-back returns CTLE boost settings
	2	eq_bst_to_ana[2]	0	R	
	1	eq_bst_to_ana[1]	0	R	
	0	eq_bst_to_ana[0]	0	R	-
EQ_Control		Reg 0x55 Channel	0x00	1	Low Rate <=3G EQ Adaptation Control
LQ_OOMIO	7	Reserved	0	R	Low rate 1-50 E. & Adaptation Control
	6	Reserved	0	RW	
	5	Reserved	0	RW	
	4	Reserved	0	RW	
	3	Reserved	0	RW	
	2	Reserved	0	RW	
	1	Reserved	0	RW	At power-up, this bit needs to be set to 1'b. See initialization set up
	0	Reserved	0	RW	. 5. 666 milanzation oot ap
		-	<u> </u>	1	



7.6.3 CDR Registers

Table 7. CDR Registers

REGISTER NAME	BITS	FIELD REGISTER ADDRESS	DEFAULT	R/RW	DESCRIPTION	
Output_Mux_OV		Reg 0x09 Channel	0x00		Output Data Mux Override	
	7	Reserved	0	RW		
NAME Output_Mux_OV CDR_Reset	6	Reserved	0	RW		
	5	Reg_bypass_pfd_ovd	0	RW	1: Enable values from 0x1E[7:5] & 0x1C[7:5] to control output mux 0: Register 0x1C[3:2] determines the output selection	
	4	Reserved	0	RW		
	3	Reserved	0	RW		
	2	Reserved	0	RW		
	1	Reserved	0	RW		
NAME Output_Mux_OV CDR_Reset CDR_Status	0	Reserved	0	RW		
		Reg 0x0A Channel	0x50		CDR State Machine Reset	
	7	Reserved	0	RW		
NAME Output_Mux_OV CDR_Reset CDR_Status	6	Reserved	1	RW		
	5	Reserved	0	RW		
	4	Reserved	1	RW		
	3	reg_cdr_reset_ov	0	RW	1: Enable 0x0A[2] to control CDR Reset 0: Disable CDR Reset	
	2	reg_cdr_reset_sm	0	RW	1: Enable CDR Reset if 0x0A[3] = 1'b 0: Disable CDR Reset if 0x0A[3] = 1'b	
	1	Reserved	0	RW		
	0	Reserved	0	RW		
		Reg 0x0C Channel	0x08		CDR Status Control	
	7	reg_sh_status_control[3]	0	RW		
	6	reg_sh_status_control[2]	0	RW	Determines what is shown in Reg 0x0	
	5	reg_sh_status_control[1]	0	RW	Note <i>LMH1218 Programming Guide</i> (SNLU174) for details	
CDR_Reset CDR_Status EOM_Vrange	4	reg_sh_status_control[0]	0	RW		
	3	Reserved	1	RW		
	2	Reserved	0	RW		
	1	Reserved	0	RW		
	0	Reserved	0	RW		
		Reg 0x11 Channel	0xE0		EOM Vrange Setting and EOM Power Down Control	
	7	eom_sel_vrange[1]			Sets eye monitor ADC granularity if	
	6	eom_sel_vrange[0]	11	RW	0x2C[6] =0'b 00: 3.125 mV 01: 6.25 mV 10: 9.375 mV 11: 12.5 mV	
	5	eom_PD	1	RW	0: EOM Operational 1: Power down EOM	
	4	Reserved	0	RW		
	3	Reserved	0	RW		
	2	Reserved	0	RW		
	1	Reserved	0	RW		
	0	Reserved	0	RW		



			Table 1. CDN N						
Range		BITS		DEFAULT	R/RW	DESCRIPTION			
Reserved			Reg 0x16 Channel	0x7A		Temperature Range Setting			
S Reserved		7	Reserved	0	RW				
A Reserved		6	Reserved	1	RW				
1		5	Reserved	1	RW				
1		4	Reserved	1	RW	At power-up, this register needs to be set			
1 Reserved 1 RW		3	Reserved	1	RW				
Neserved		2	2 Reserved		RW				
HEO_VEO_OV		1	Reserved	1	RW				
7		0	Reserved	0	RW				
College_lies_veo_overlies_lies_veo_overlies_lies_lies_veo_overlies_lies_lies_veo_overlies_lies_lies_lies_lies_lies_lies_lies_	HEO_VEO_OV		Reg 0x23 Channel	0x40					
S		7	eom_get_heo_veo_ov	0	RW	1: Enable reg 0x24[1] to acquire HEO/VEO 0: Disable reg 0x24[1] to acquire HEO/VEO			
A Reserved O RW		6	Reserved	1	RW				
3		5	Reserved	0	RW				
2 Reserved 0 RW 1 Reserved 0 RW 0 Reserved 0 RW 0 Reserved 0 RW EOM_CNTL Reg 0x24 Channel 0x00 0x00 Eye Opening Monitor Control Register 7 fast_eom 0 RW 1: Enable Fast EOM mode 6 Reserved 0 R 5 get_heo_veo_error_no_hits 0 R 6 Reserved 0 R 7 fast_eom 0 R 8 1: No zero crossing in the eye diagram observed 9 0: Zero crossing in the eye diagram observed 0: Zero crossing in the eye diagram detected 1 get_heo_veo_error_no_ope 0 R 2 Reserved 0 R 2 Reserved 0 R 1 eom_get_heo_veo 0 RW Acquire HEO & VEO(self-clearing) 5 Reg 0x25 Channel 0x00 Eye opening monitor hits(MSB) 7 eom_count[15] 0 RW 6 eom_count[14] 0 RW 5 eom_count[13] 0 RW 4 eom_count[12] 0 RW		4	Reserved	0	RW				
1 Reserved 0 RW		3	Reserved	0	RW				
Description		2	Reserved	0	RW				
EOM_CNTL Reg 0x24 Channel 0x00 0x00 Eye Opening Monitor Control Register 7 fast_eom 0 RW 1: Enable Fast EOM mode 0: Disable fa	EOM_CNTL	1	Reserved	0	RW				
7		0	Reserved	0	RW				
7 fast_eom 0 RW 0: Disable fast EOM mode 6 Reserved 0 R 1: No zero crossing in the eye diagram observed 0: Zero crossing in the eye diagram detected 4 get_heo_veo_error_no_ope ning 0 R 1: Eye diagram is completely closed 0: Open eye diagram detected 3 Reserved 0 R 2 Reserved 0 R 1 eom_get_heo_veo 0 RW Acquire HEO & VEO(self-clearing) 0 eom_start 0 R Starts EOM counter(self-clearing) EOM_MSB Reg 0x25 Channel 0x00 Eye opening monitor hits(MSB) 7 eom_count[15] 0 RW 6 eom_count[14] 0 RW 5 eom_count[13] 0 RW 4 eom_count[12] 0 RW			Reg 0x24 Channel	0x00	0x00	Eye Opening Monitor Control Register			
5 get_heo_veo_error_no_hits 0 R 1: No zero crossing in the eye diagram observed 0: Zero crossing in the eye diagram detected 4 get_heo_veo_error_no_ope ning 0 R 1: Eye diagram is completely closed 0: Open eye diagram detected 0: Open eye diagram eye		7	fast_eom	0	RW				
5 get_heo_veo_error_no_hits 0 R observed 0: Zero crossing in the eye diagram detected 4 get_heo_veo_error_no_ope ning 0 R 1: Eye diagram is completely closed 0: Open eye diagram detected 3 Reserved 0 R 2 Reserved 0 R 1 eom_get_heo_veo 0 RW Acquire HEO & VEO(self-clearing) 0 eom_start 0 R Starts EOM counter(self-clearing) EOM_MSB Reg 0x25 Channel 0x00 Eye opening monitor hits(MSB) 7 eom_count[15] 0 RW 6 eom_count[14] 0 RW 5 eom_count[13] 0 RW 4 eom_count[12] 0 RW		6	Reserved	0	R				
1 1 1 2 1 2 3 1 2 3 3 3 3 3 3 4 4 2 3 3 3 4 1 3 3 3 3 3 3 3 3 3		5	get_heo_veo_error_no_hits	0	R	observed 0: Zero crossing in the eye diagram			
2 Reserved 0 R 1 eom_get_heo_veo 0 RW Acquire HEO & VEO(self-clearing) 0 eom_start 0 R Starts EOM counter(self-clearing) EOM_MSB Reg 0x25 Channel 0x00 Eye opening monitor hits(MSB) 7 eom_count[15] 0 RW 6 eom_count[14] 0 RW 5 eom_count[13] 0 RW 4 eom_count[12] 0 RW		4	· ·	0	R				
1 eom_get_heo_veo 0 RW Acquire HEO & VEO(self-clearing) 0 eom_start 0 R Starts EOM counter(self-clearing) EOM_MSB Reg 0x25 Channel 0x00 Eye opening monitor hits(MSB) 7 eom_count[15] 0 RW 6 eom_count[14] 0 RW 5 eom_count[13] 0 RW 4 eom_count[12] 0 RW		3	Reserved	0	R				
0 eom_start 0 R Starts EOM counter(self-clearing) EOM_MSB Reg 0x25 Channel 0x00 Eye opening monitor hits(MSB) 7 eom_count[15] 0 RW 6 eom_count[14] 0 RW 5 eom_count[13] 0 RW 4 eom_count[12] 0 RW		2	Reserved	0	R				
EOM_MSB Reg 0x25 Channel 0x00 Eye opening monitor hits(MSB) 7 eom_count[15] 0 RW 6 eom_count[14] 0 RW 5 eom_count[13] 0 RW 4 eom_count[12] 0 RW		1	eom_get_heo_veo	0	RW	Acquire HEO & VEO(self-clearing)			
7 eom_count[15] 0 RW 6 eom_count[14] 0 RW 5 eom_count[13] 0 RW 4 eom_count[12] 0 RW		0	eom_start	0	R	Starts EOM counter(self-clearing)			
6 eom_count[14] 0 RW 5 eom_count[13] 0 RW 4 eom_count[12] 0 RW	EOM_MSB		Reg 0x25 Channel	0x00		Eye opening monitor hits(MSB)			
5 eom_count[13] 0 RW 4 eom_count[12] 0 RW		7	eom_count[15]	0	RW				
4 eom count[12] 0 RW		6	eom_count[14]	0	RW				
4 eom_count[12] 0 RW MSBs of FOM counter		5	eom_count[13]	0	RW				
MSBs of FOM counter		4	eom_count[12]	0	RW	MCDs of FOM sounds			
3 eom_count[11] 0 RW		3	eom_count[11]	0	RW	MSBs of EOM counter			
2 eom_count[10] 0 RW		2	eom_count[10]	0	RW				
1 eom_count[9] 0 RW		1	eom_count[9]	0	RW				
0 com count(9) 0 PW		0	eom_count[8]	0	RW	1			



REGISTER NAME	BITS	FIELD REGISTER ADDRESS	DEFAULT	R/RW	DESCRIPTION				
EOM_LSB		Reg 0x26 Channel	0x00		Eye opening monitor hits(LSB)				
	7	eom_count[7]	0	RW					
	6	eom_count[6]	0	RW					
	5	eom_count[5]	0	RW					
	4	eom_count[4]	0	RW	L SDo of FOM counter				
	3	eom_count[3]	0	RW	LSBs of EOM counter				
	2	eom_count[2]	0	RW					
	1	eom_count[1]	0	RW					
	0	eom_count[0]	0	RW					
HEO		Reg 0x27 Channel	0x00		Horizontal Eye Opening				
	7	heo[7]	0	R					
	6	heo[6]	0	R					
	5	heo[5]	0	R	HEO value. This is measured in 0-63				
	4	heo[4]	0	R	phase settings. To get HEO in UI, read				
	3	heo[3]	0	R	HEO, convert hex to dec, then divide by				
	2	heo[2]	0	R	64.				
	1	heo[1]	0	R					
	0	heo[0]	0	R					
VEO		Reg 0x28 Channel	0x00		Vertical Eye Opening				
	7	veo[7]	0	R					
	6	veo[6]	0	R					
	5	veo[5]	0	R					
	4	veo[4]	0	R	This is measured in 0-63 vertical steps. To				
	3	veo[3]	0	R	get VEO in mV, read VEO, convert hex to dec, then multiply by 3.125mV				
	2	veo[2]	0	R					
	1	veo[1]	0	R					
	0	veo[0]	0	R					
Auto_EOM _Vrange		Reg 0x29 Channel	0x00		EOM Vrange Readback				
	7	Reserved	0	RW					
	6	eom_vrange_setting[1]			Auto Vrange readback of eye monitor				
	5	eom_vrange_setting[0]	00	R	granularity 00: 3.125mV 01: 6.25mV 10: 9.375mV 11: 12.5mV				
	4	Reserved	0	RW					
	3	Reserved	0	RW					
	2	Reserved	0	RW					
	1	Reserved	0	RW					
	0	Reserved	0	RW					



DEGISTED		Table 7. CDIN	1109101010 (001						
REGISTER NAME	BITS	FIELD REGISTER ADDRESS	DEFAULT	R/RW	DESCRIPTION				
EOM_Timer_Thr		Reg 0x2A Channel	0x30		EOM Hit Timer				
	7	eom_timer_thr[7]	0	RW					
	6	eom_timer_thr[6]	0	RW					
	5	eom_timer_thr[5]	1	RW					
	4	eom_timer_thr[4]	1	RW	EOM timer for how long to check each				
	3	eom_timer_thr[3]	0	RW	phase/voltage setting				
	2	eom_timer_thr[2]	0	RW					
	1	eom_timer_thr[1]	0	RW					
	0	eom_timer_thr[0]	0	RW					
VEO_Scale		Reg 0x2C Channel	0x32		VEO_Scale				
	7	Reserved	0	RW					
	6	veo_scale	0	RW	1: Enable Auto VEO scaling 0: VEO scaling based on Vrange Setting (0x11[7:6])				
	5	Reserved	1	RW					
	4	Reserved	1	RW					
	3	Reserved	0	RW					
	2	Reserved	0	RW					
	1	Reserved	1	RW					
	0	Reserved	0	RW					
Rate_Subrate		Reg_0x2F Channel	0x06		SMPTE_10GbE Selection				
	7	RATE[1]	0	RW	00: SMPTE Enable				
	6	RATE[0]	0	RW	01: 10G Ethernet Enable Other Settings - Invalid				
	5	Reserved	0	RW					
	4	Reserved	0	RW					
	3	Reserved	0	RW					
	2	Reserved	1	RW					
	1	Reserved	1	RW					
HEO VEO Threshold	0	Reserved	0	R					
		Reg 0x32 Channel	0x11		HEO/VEO Interrupt Threshold				
	7	heo_int_thresh[3]	0	RW					
	6	heo_int_thresh[2]	0	RW	Compares HEO value, 0x27[7:0], vs				
	5	heo_int_thresh[1]	0	RW	threshold 0x32[7:4] * 4				
	4	heo_int_thresh[0]	1	RW					
	3	veo_int_thresh[3]	0	RW					
	2	veo_int_thresh[2]	0	RW	Compares VEO value, 0x28[7:0], vs				
	1	veo_int_thresh[1]	0	RW	threshold 0x32[3:0 * 4				
	0	veo_int_thresh[0]	1	RW					



REGISTER NAME	BITS	FIELD REGISTER ADDRESS	DEFAULT	R/RW	DESCRIPTION
CDR State Machine Control		Reg 0x3E Channel	0x80		CDR State Machine Setting
	7	Reserved	1	RW	At power-up, this bit needs to be set to 0'b. See initialization set up
	6	Reserved	0	RW	
	5	Reserved	0	RW	
	4	Reserved	0	RW	
	3	Reserved	0	RW	
	2	Reserved	0	RW	
	1	Reserved	0	RW	
	0	Reserved	0	RW	
HEO_VEO_Lock		Reg 0x69 Channel	0x0A		HEO/VEO Interval Monitoring
	7	Reserved	0	RW	
	6	Reserved	0	RW	
	5	Reserved	0	RW	
	4	Reserved	0	RW	
	3	hv_lckmon_cnt_ms[3]	1	RW	
	2	hv_lckmon_cnt_ms[2]	0	RW	While monitoring lock, this sets the interval time. Each interval is 6.5 ms. At default
	1	hv_lckmon_cnt_ms[1]	1	RW	condition, HEO_VEO Lock Monitor occurs
CDR State Machine Control	0	hv_lckmon_cnt_ms[0]	0	RW	once every 65 ms.
		Reg 0x6A Channel	0x44		CDR State Machine Control
	7	Reserved	0	RW	
	6	Reserved	1	RW	
	5	Reserved	0	RW	
	4	Reserved	0	RW	At power-up, this register should be set to
	3	Reserved	0	RW	0x00. See initialization set up
	2	Reserved	1	RW	
	1	Reserved	0	RW	
	0	Reserved	0	RW	
SMPTE_Rate_Enable		Reg 0xA0 Channel	0x1f		SMPTE_Data_Rate_Lock_Restriction
	7	Reserved	0	RW	
	6	Reserved	0	RW	
	5	Reserved	0	RW	
	4	dvb_enable	1	RW	1: Enable CDR Lock to 270 Mbps 0: Disable CDR Lock to 270 Mbps. Note LMH1218 Programming Guide (SNLU174) for details
	3	hd_enable	1	RW	1: Enable CDR Lock to 1.485/1.4835 Gbps 0: Disable CDR Lock to 1.485/1.4835 Gbps
	2	3G_enable	1	RW	1: Enable CDR Lock to 2.97/2.967 Gbps 0: Disable CDR Lock to 2.97/2.967 Gbps
	1	6G_enable	1	RW	1: Enable CDR Lock to 5.94/5.934 Gbps 0: Disable CDR Lock to 5.94/5.934 Gbps
	0	12G_enable	1	RW	1: Enable CDR Lock to 11.88/11.868 Gbps 0: Disable CDR Lock to 11.88/11.868 Gbps



7.6.4 Transmitter Registers

Table 8. Transmitter Registers

REGISTER NAME	BITS	FIELD REGISTER ADDRESS	DEFAULT	R/RW	DESCRIPTION
Out0_Mux_Select		Reg 0x1C Channel	0x18		OUT0 Mux Selection
	7	pfd_sel0_data_mux[2]	0	RW	When 0x09[5] = 1'b OUT0 Mux
	6	pfd_sel0_data_mux[1]	0	RW	Selection can be controlled as follows:
	5	pfd_sel0_data_mux[0]	0	RW	000: Mute 001: 10 MHz Clock 010: Raw Data 100: Retimed Data Other Settings - Invalid
	4	VCO_Div40	1	RW	When 0x09[5] = 1'b and 0x1E[[7:5] = 101'b OUT1 clock selection can be controlled as follows: 1: OUT1 puts out line rate clock for 3G and below and 297 MHz clock for 5.94 Gbps and 11.88Gbps 0: OUT1 puts out 10MHz clock
	3	mr_drv_out_ctrl[1]	1	RW	Controls both OUT0 and OUT1:
	2	mr_drv_out_ctrl[0]	0	RW	O0: OUT0: Mute OUT1: Mute O1: OUT0: Locked Reclocked Data / Unlocked Raw Data OUT1: Locked Output Clock / Unlocked Mute 10: OUT0: Locked Reclocked Data / Unlocked RAW OUT1: Locked Reclocked Data / Unlocked Raw 11: OUT0: Forced Raw OUT1: Forced Raw
	1	Reserved	0	RW	
	0	Reserved	0	RW	
OUT1_Mux_Select		Reg 0x1E Channel	0xE9		OUT1 Mux Selection
	7	pfd_sel_data_mux[2]	1	RW	When 0x09[5] = 1'b OUT0 Mux
	6	pfd_sel_data_mux[1]	1	RW	Selection can be controlled as follows:
	5	pfd_sel_data_mux[0]	1	RW	111: Mute 101: 10MHz Clock if reg 0x1c[4]=0 and divided by 40 if reg 0x1c[4] = 1 010: Full Rate Clock 001: Retimed Data 000: Raw Data Other Settings - Invalid
	4	Reserved	0	RW	
	3	Reserved	1	RW	
	2	Reserved	0	RW	
	1	Reserved	0	RW	
	0	Reserved	1	RW	

Product Folder Links: LMH1218

Copyright © 2015–2018, Texas Instruments Incorporated



Table 8. Transmitter Registers (continued)

REGISTER NAME	BITS	FIELD REGISTER ADDRESS	DEFAULT	R/RW	DESCRIPTION			
OUT1 Invert		Reg 0x1F Channel	0x10		Invert OUT1 Polarity			
	7	pfd_sel_inv_out1	0	RW	1: Inverts OUT1 polarity 0: OUT1 Normal polarity			
	6	Reserved	0	RW				
	5	Reserved	0	RW				
	4	Reserved	1	RW				
	3	Reserved	0	RW				
	2	Reserved	0	RW				
	1	Reserved	0	RW				
	0	Reserved	0	RW				
OUT0_VOD		Reg 0x80 Channel	0x20		OUT0 VOD_Scaling_PD			
	7	drv_0_sel_vod[3]	0	RW	drv_0_sel_vod[3:0] is typically 42 mV			
	6	drv_0_sel_vod[2]	0	RW	per step. Refer to the <i>LMH1218</i>			
	5	drv_0_sel_vod[1]	1	RW	Programming Guide (SNLU174) for setting OUT0 VOD			
	4	drv_0_sel_vod[0]	0	RW	Setting OOTO VOD			
	3	Reserved	0	RW				
	2	Reserved	0	RW				
	1	mr_drv_0_ov	0	RW	1: Enable 0x80[0] to override pin/sm control 0: Disable 0x80[0] to override pin/sm control			
OUT1_VOD	0	sm_drv_0_PD	0	RW	1: Power down OUT0 0: OUT1 in normal operating mode			
		Reg 0x84 Channel	0x04		OUT1 VOD Control			
	7	Reserved	0	RW				
	6	drv_1_sel_vod[2]	0	RW	OUTDriver1 VOD Setting 000: 570 mVDifferential(Diff) Peak to			
	5	drv_1_sel_vod[1]	0	RW	000: 570 mVDifferential(Diff) Peak to Peak(PP)			
	4	drv_1_sel_vod[0]	0	RW	010: 730 mV(Diff PP) 100: 900 mV(Diff PP) 110: 1035 mV(Diff PP)			
	3	Reserved	0	RW				
	2	drv_1_sel_scp	1	RW	Enables short circuit protection on OUT1 Disable short circuit protection on OUT1			
	1	mr_drv_1_ov	0	RW	1: Enable 0x80[0] to override pin/sm control 0: Disable 0x80[0] to override pin/sm control			
	0	sm_drv_1_PD	0	RW	Power down OUT1 driver O: OUT1 in normal operating mode			
OUT1_DE		Reg 0x85	0x00		OUT1 DE Control			
	7	Reserved	0	RW				
	6	Reserved	0	RW				
	5	Reserved	0	RW				
	4	Reserved	0	RW				
	3	drv_1_dem_range	0	RW	Controls de-emphasis of 50 Ω Driver			
	2	drv_1_dem[2]	0	RW	Controls de-emphasis of 50 Ω Driver 0000: DE Disabled 0001: 0.2 dB 0010: 1.8 dB			
	1	drv_1_dem[1]	0	RW				
	0	drv_1_dem[0]	0	RW	0111: 11 dB			



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LMH1218 is a single channel SDI and 10GbE Cable Driver with Integrated Reclocker that supports different application spaces. The following sections describe the typical use cases and common implementation practices.

8.1.1 General Guidance for All Applications

The LMH1218 supports two modes of configuration: SPI Mode, and SMBus Mode. Once one of these two control mechanism is chosen, pay attention to the PCB layout for the high speed signals. SMPTE specifies the requirements for the Serial Digital Interface to transport digital video at SD, HD, 3Gb/s and higher data rates over coaxial cables. One of the requirements is meeting the required Return Loss. This requirement specifies how closely the port resembles 75- Ω impedance across a specified frequency band. The SMPTE specifications also defines the use of AC coupling capacitors for transporting uncompressed serial data streams with heavy low frequency content. This specification requires the use of a 4.7 μ F AC coupling capacitors to avoid low frequency DC wander. The 75- Ω signal is also required to meet certain rise/fall timing to facilitate highest eye opening for the receiving device. The LMH1218 built-in 75- Ω termination minimizes parasitic, improving overall signal integrity. Note: When the FPGA is not transmitting valid SMPTE data, the FPGA output should be muted (P=N).

8.2 Typical Application




Figure 23. LMH1218 SPI Mode Configuration



Typical Application (continued)

The LMH1218 has strong equalization capabilities that allow it to recover data over lossy channel up to 27 dB at 6 GHz. As a result, the optimal placement for the LMH1218 is with the higher loss channel at its input and lower loss channel segment at the output in order to meet the various SMPTE requirements. To meet SMPTE requirements, it is strongly recommended to put the LMH1218 as close as possible to the BNC (within 1 inch). The LMH1218 can be used as a cable driver with integrated reclocker or as reclocker only.

8.2.1 Design Requirements

For the LMH1218 design example, the requirements noted in Table 9 apply.

Table 9. LMH1218 Design Parameters

DESIGN PARAMETER	REQUIREMENT
Input AC coupling capacitors	Required. 4.7 μF AC coupling capacitors are recommended. Capacitors may be implemented on the PCB or in the connector.
Output AC coupling capacitors	Required. Both OUT0 and OUT1 require AC coupling capacitors. OUT0 AC Coupling capacitors is expected to be 4.7 µF to comply with SMPTE wander requirement. It is assumed that Optical Module has AC coupling capacitors on its input within the module
DC Power Supply Coupling Capacitors	To minimize power supply noise, use 0.01 μF capacitors as close to the device VDD pins as possible
Distance from Device to BNC	Keep this distance within 1 inch to meet Proposed ST-2081 and ST-2082 requirements
High Speed IN0, IN1, OUT0, and OUT1 trace impedance	Design differential trace impedance of IN0, IN1, and OUT1 with 100- Ω ± 5%, single-end trace impedance for OUT0 with 75 Ω ± 5%




Figure 24. LMH1218 SMBus Mode Configuration




8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- 1. Maximum power draw for PCB regulator selection. In this case, use the transient CDR power (during acquisition) specified in the datasheet, multiplied by the number of channels.
- 2. Maximum operational power for thermal calculation. For thermal calculation, use the locked power number. Transient power consumption is only observed during lock acquisition, which typically lasts for <5ms. Additional margin can be applied in case of unsupported data rates being applied which extend the lock time. Note that the CDR should operate in bypass mode for any unsupported data rates.
- 3. Consult the BNC vendor for optimum BNC landing pattern.
- 4. Use IBIS-AMI model for simple channel simulation before PCB layout.
- 5. Closely compare schematic against typical connection diagram in the data sheet.
- 6. Plan out the PCB layout and component placement to minimize parasitic.

8.2.3 Application Curves

Figure 25 and Figure 27 depict the differential output eye diagrams for OUT1 at 10.3125 Gbps and 11.88 Gbps. Figure 26 depicts the single-end eye diagram for OUT0 at 11.88 Gbps. Measurements were done at default operating conditions.





8.3 Do's and Don'ts

In order to meet SMPTE standard requirements for jitter, AC timing, and return loss use the following guidelines:

- 1. Do place BNC within 1 inch of the device.
- Do consult BNC vendor to provide optimum landing pad for the BNC to comply with the required specifications.
- 3. Do pay attention to the recommended solder paste to ensure reliable GND connection to DAP.
- 4. Do use control impedance for both 100 Ω and 75 Ω for IN0/1 and OUT0/1.

8.4 Initialization Set Up

After power up or register reset write the initialization sequences in Table 10.

Table 10. LMH1218 Register Initialization

DESCRIPTION	ADDRESS [Hex]	VALUE [Hex]
Enable Channel Registers	0xFF	0x04
Enable Full Temperature Range	0x16	0x25
	0x3E	0x00
Initialize CDR State Machine Control	0x55	0x02
	0x6A	0x00
Restore media CTLE setting ⁽¹⁾	0x03	XX
Reset CDR	0x0A	0x5C
Release Reset	0x0A	0x50

⁽¹⁾ Refer to LMH1218 Programming Guide (SNLU174) on how to quickly select the most appropriate CTLE boost setting.

8.4.1 Selective Data Rate Lock

The LMH1218 is configured to automatically lock to all SMPTE data rates. The LMH1218 can be configured to restrict the dividers to lock to certain data rates. This enables faster lock time. To disable 270 Mbps data rate lock, additional registers need to be programmed. Refer to *LMH1218 Programming Guide* (SNLU174) for details.

9 Power Supply Recommendations

Follow these general guidelines when designing the power supply:

- 1. The power supply should be designed to provide the recommended operating conditions in terms of DC voltage, AC noise, and start-up ramp time.
- 2. The maximum current draw for the LMH1218 is provided in the data sheet. This figure can be used to calculate the maximum current the supply must provide. Current consumption can be derived from the typical power consumption specification in the data sheet.
- 3. The LMH1218 does not require any special power supply filtering, provided the recommended operating conditions are met. Only standard supply decoupling is required.



10 Layout


10.1 Layout Guidelines

The following guidelines should be followed when designing the layout:

- 1. Set trace impedances to $75-\Omega \pm 5\%$ single ended, $100-\Omega \pm 5\%$ differential.
- 2. Maintain the same signal reference plane for $75-\Omega$ single-end trace, and reference plane for $100-\Omega$ differential traces.
- 3. Use the smallest size surface mount components.
- 4. Use solid planes. Provide GND or VDD relief under the component pads to minimize parasitic capacitance.
- 5. Select trace widths that minimize the impedance mismatch along the signal path.
- 6. Select a board stack-up that supports 75- Ω or 50- Ω single-end trace, 100- Ω coupled differential traces.
- 7. Use surface mount ceramic capacitors.
- 8. Place BNC component within 1 inches of the LMH1218 device.
- 9. Maintain symmetry on the complimentary signals.
- 10. Route $100-\Omega$ traces uniformly (keep trace widths and trace spacing uniform along the trace).
- 11. Avoid sharp bends; use 45-degree or radial bends.
- 12. Walk along the signal path, identify geometry changes and estimate their impedance changes.
- 13. Maintain 75- Ω impedance with a well-designed connectors' footprint.
- 14. Consult a 3-D simulation tool to guide layout decisions.
- 15. Use the shortest path for VDD and Ground hook-ups; connect pin to planes with vias to minimize or eliminate trace.
- 16. When a high speed trace changes layer, provide at least 2 return vias to improve current return path.

10.2 Layout Example

The following example layout demonstrates how the thermal pad should be laid out using standard WQFN board routing guidelines.




Note: Thermal pad is divided into 4 squares with solder paste

Figure 28. LMH1218 Recommended Four Squares Solder Paste




Layout Example (continued)



5 Vias without solder paste are located between 4 squares solder paste

Figure 29. LMH1218 Recommended Solder Paste Mask and Vias



Top etch plus traces

Figure 30. Example Layout

10.3 Solder Profile

The LMH1218 RTW024A Package solder profile and solder paste material can be found in *AN-1187 Leadless Leadframe Package (LLP)* (SNOA401).



11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

For additional support, see the following:

- TI's E2E community: http://e2e.ti.com/
- High-Speed Interface forum in E2E community: http://e2e.ti.com/support/interface/high_speed_interface/

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation, see the following:

- (LMH1218 Programming Guide (SNLU174)
- LMH1218EVM User's Guide (SNLU173)

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

E2E is a trademark of Texas Instruments.

11.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
LMH1218RTWR	Active	Production	WQFN (RTW) 24	1000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	L1218A1
LMH1218RTWR.A	Active	Production	WQFN (RTW) 24	1000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	L1218A1
LMH1218RTWR.B	Active	Production	WQFN (RTW) 24	1000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	L1218A1
LMH1218RTWT	Active	Production	WQFN (RTW) 24	250 SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	L1218A1
LMH1218RTWT.A	Active	Production	WQFN (RTW) 24	250 SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	L1218A1
LMH1218RTWT.B	Active	Production	WQFN (RTW) 24	250 SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	L1218A1

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH1218RTWR	WQFN	RTW	24	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LMH1218RTWT	WQFN	RTW	24	250	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH1218RTWR	WQFN	RTW	24	1000	208.0	191.0	35.0
LMH1218RTWT	WQFN	RTW	24	250	208.0	191.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated