

# 88E1512 to DP83867 and DP83869 System Rollover

Vanjari, Vibhu

## ABSTRACT

This application report outlines the necessary and potential steps for replacing the Marvell 88E1512 10/100/1000 Mb/s Ethernet PHY with either TI's DP83867CR/CS/E/IR/IS or DP83869HM.

### Contents

1	Purpose .....	1
2	Required Changes.....	1
3	Potential Changes .....	4
4	Informational Changes .....	6
Appendix A	Pinout Mapping .....	9

## 1 Purpose

While the Marvell 88E1512 Ethernet PHY has many similarities to the TI Ethernet PHY products, the DP83867 and DP83869 offer several features that improve performance and offer greater system customization. This system rollover document outlines how to replace the Marvell 88E1512 PHY with either TI's DP83867CR/CS/E/IR/IS or DP83869HM by comparing differences, including:

- Required external components
- Pin functions
- Feature set
- Register operation

The impact to a design is dependent on PHY configuration and features used.

## 2 Required Changes

This section describes the hardware and circuit modifications required to transition from using the Marvell 88E1512 to either TI's DP83867 or DP83869.

### 2.1 Package

The 88E1512 is only available in the 56-pin QFN package. The DP83867 is available in a 48-pin QFN package, as well as a 64-pin QFP (MII/GMII is only supported on DP83867IR QFP, and SGMII is only supported on DP83867CS/E/IS), while the DP83869 is only available in a 48-pin QFN package. The differences in the physical size and pin count of the packages are shown in [Table 1](#).

**Table 1. Packaging Differences**

	DP83867CS/CR/E/IS	DP83867IR	DP83869HM	88E1512
Package	48-QFN	48-QFN / 64-QFP	48-QFN	56-QFN
Footprint	7 mm x 7 mm	7 mm x 7 mm / 10 mm x 10 mm	7 mm x 7 mm	8 mm x 8 mm

<sup>(1)</sup> All trademarks are the property of their respective owners.

## 2.2 Pinout

The 88E1512 has 56 pins in a QFN package, while the DP83867CS/CR/E/IR/IS and DP83869HM have 48 pins in a QFN package. The functionality of pins on each of these devices are different. The DP83867IR also supports 64-QFP Package. Please see [Appendix A](#) for the pin mapping between the 88E1512 and the DP83867/DP83869, as well as pins not applicable for the DP83867/DP83869.

## 2.3 Bias Resistor

Internal biasing between the devices is accomplished in a similar manner. The only difference is the value of the bias resistor and the bias connector pin.

DP83867/DP83869 uses a 11 k $\Omega$  ( $\pm 1\%$ ) resistor on pin 12 in the QFN package or pin 15 in the QFP package.

88E1512 uses a 4.99 k $\Omega$  ( $\pm 1\%$ ) resistor on pin 30. The differences in the bias resistor requirements are shown in [Table 2](#).


**Table 2. Bias Resistor Values**

	DP83867/DP83869	88E1512
<b>Bias Resistor Value</b>	11 k $\Omega$ ( $\pm 1\%$ )	4.99 k $\Omega$ ( $\pm 1\%$ )
<b>Pin Number</b>	12(QFN) / 15(QFP)	30

## 2.4 Strap Configuration

The DP83867 and the DP83869 strap options allow configuring the PHY address, functional mode selection (speed and interface), and Auto-Negotiation and Mirror Mode enable. In addition, the DP83867 strap options also allow configuring the RGMII clock skew and SGMII enable. The DP83867 uses a 4-level strap option, while the DP83869 uses 2-level for functional configurations and 4-level for PHY address strapping. Do not connect the strap pins directly to VDDIO or GND, since strap pins may have alternate functions after reset is deasserted.

For specific strap options, please refer to the *Strap Configuration* section of the [DP83867IR/CR data sheet](#), [DP83867E/IS/CS data sheet](#) or [DP83869HM data sheet](#).



**Figure 1. DP83867 and DP83869 Strapping Configuration**

On the 88E1512, the CONFIG pin, pin 15 is the only strap option pin. The configuration is determined based on whether the CONFIG pin is strapped to:

- VSS
- LED[0]
- LED[1]

- LED[2]

The pin can only configure the PHY address and select an I/O supply voltage. The I/O supply voltage is automatically detected on the DP83867 and DP83869.

See the 88E1512 data sheet for the specific strapping configurations.

## 2.5 MDIO Pull-Up Resistor

The 88E1512, DP83867, and DP83869 each require a pull-up resistor on their respective MDIO pins for the SMI/MIIM interface. TI recommends using a 2.2 k $\Omega$  resistor to pull up pin 17 on the DP83867 QFN package, pin 21 on the DP83867 QFP package, and pin 41 on the DP83869. The 88E1512 requires a 1.5 k $\Omega$  to 10 k $\Omega$  resistor to pull up pin 8.

## 2.6 LEDs

### 2.6.1 LED Modes

The 88E1512, DP83867, and DP83869 have similar LED modes.

The DP83867 and the DP83869 LED operation mode is configured by programming the register at address 0x0018. This register is called the LEDCR1 on the DP83867, and LEDS\_CFG1 on the DP83869. The LEDs can be configured to reflect, transmit, or receive activity and errors, collision detect, and link status.

The 88E1512 LED operation mode is configured by programming register 16, LED[2:0] Function Control Register. See the 88E1512 data sheet for more details.

### 2.6.2 LED Circuits

The DP83867 and DP83869 LED circuits must be reconfigured from the 88E1512 depending on the PHY configuration.

For the DP83867 and the DP83869, the LED output pins are also used as straps. The external components required for strapping and LED usage must be considered in order to avoid contention. If the input is resistively pulled high, then the corresponding output must be an active low driver. Otherwise, the output must be an active high driver. LED circuits must be configured accordingly. It is recommended to operate the LED from higher supply, as operating from the 1.8-V supply results in dim LEDs. Example configurations are provided in the *LED Configuration* sections of the [DP83867IR/CR data sheet](#), [DP83867E/IS/CS data sheet](#), and [DP83869HM data sheet](#).

## 2.7 Power Configurations

Both the DP83867 and DP83869 can be operated in two or three supply mode with the option of a separate VDDIO supply (for digital and analog isolation). Refer to the *Power Supply Recommendations* sections of the [DP83867IR/CR data sheet](#), [DP83867E/IS/CS data sheet](#), and [DP83869HM data sheet](#) for configuration diagrams and notes on timing, in case all power supplies cannot be powered together.

88E1512 has varying power configurations. The PHY requires 3.3-V, 1.8-V, and 1.0-V supplies and integrates internal regulators for the 1.8-V and 1.0-V rails. However, the 1.8 V and 1.0 V are not supplied to the required pins internally. See the 88E1512 data sheet for more details.

[Table 3](#) describes the differences in power supply configurations between the devices.

**Table 3. Power Configurations**

	DP83867 / DP83869	DP83867 / DP83869 Considerations	88E1512	88E1512 Considerations
One-supply mode	—	—	Yes	3.3-V supply is required. 1.0 V and 1.8 V is supplied by an internal regulator, with external traces connecting the regulator outputs to the supply pins. Pins 37 and 41 require a 220 nF ( $\pm 10\%$ ) capacitor each, to enable the regulators.
Two-supply mode	Yes	1.1-V and 2.5-V supplies required. 1.8 V is supplied internally by regulator.	—	—
Three-supply mode	Yes	1.1-V, 1.8-V and 2.5-V supplies required.	—	1.0-V, 1.8-V and 3.3-V supplies required.

### 3 Potential Changes

The following section describes the specific changes that may need to be changed in converting to a DP83867 or DP83869 design. The default values for the DP83867 or the DP83869 may be enough for transition between parts.


#### 3.1 Power Up Timing

Each of the devices (the DP83867, DP83869, and 88E1512) require RESET\_N set high for normal operation.

The DP83867 does not require any external circuitry for the correct power-up timing, whereas the DP83869 and 88E1512 do require some external circuitry.

The 88E1512 requires RESETn to be deasserted at least 10 ms after power is valid. Because of this required delay from power up, an external circuit is recommended.

The DP83869 needs external control over the RESET\_N pin during power up. If the RESET\_N pin is connected to the host controller, then the PHY must be held in reset for a minimum of 200 ms after the last supply powers up. If the host controller cannot be connected to RESET\_N, then a 100- $\Omega$  resistor and 47- $\mu$ F capacitor are required to be connected in series between the RESET\_N pin and ground as shown in [Figure 2](#).


**Figure 2. RESET\_N Circuit**

### 3.2 RGMII Internal Delay

The DP83867 and DP83869 provide a configurable clock skew amount in addition to a clock skew enable setting, while the 88E1512 only provides a way to enable or disable clock skew.

The DP83867 and DP83869 must be configured to “Shift” mode by setting the RGMII Control Register (0x0032). In Shift mode, the clock skew can be introduced in 0.25 ns increments (through register configuration). In addition, the DP83867 also allows for both transmit and receive RGMII internal skew to be configured through strapping, options for eight configurations.

The 88E1512 does not provide a configurable clock skew; instead it provides a way to turn the transmit and receive clock skew on or off. See the 88E1512 data sheet for more details.

### 3.3 Integrated Termination Resistors

The DP83867 and DP83869 offer programmable termination impedance for the MAC interface and integrated MDI termination resistors. These features allow the removal of external series termination resistors. See register 0x0170 in the [DP83867IR/CR data sheet](#), [DP83867E/IS/CS data sheet](#), or the [DP83869HM data sheet](#) for termination impedance setting.

### 3.4 PHY Address

The DP83867, DP83869, and 88E1512 have a default strap for PHY address 0x0. However all three can be strapped to another PHY address by adding pullup or pulldown resistors to appropriate pin, or pins, and register configuration.

Refer to the *Strap Configuration* section of the [DP83867IR/CR data sheet](#), [DP83867E/IS/CS data sheet](#), or the [DP83869HM data sheet](#) for details.

### 3.5 Physical Layer ID Register

The PHY Identifier Registers #1 (0x02) and #2 (0x03) together form a unique identifier for the DP83869. The Identifier consists of a concatenation of the Organizationally Unique Identifier (OUI), the vendor model number, and the model revision number. [Table 4](#) details the differences in the PHY Identifier Registers.

The OUI (Organizationally Unique Identifier) for Texas Instruments is 0x080028, and that of Marvell is 0x005043.

The vendor model number is represented by bits 9 to 4 in PHYIDR2, and the revision number is represented by bits 3 to 0 in PHYIDR2.

**Table 4. PHYID Comparison**

Register Address	Register Bits	Description	DP83867	DP83869	88E1512
0x02	15:0	Bits 3 to 18 of the OUI	0010 0000 0000 0000	0010 0000 0000 0000	0000 0001 0100 0001
0x03	15:10	Bits 19 to 24 of the OUI	1010 00	1010 00	0000 11
0x03	9:4	Vendor Model Number	10 0011	00 1111	01 1101
0x03	3:0	Revision Number	0001	0001	Contact Marvell

### 3.6 MDIO Register Writes

The DP83867, DP83869, and 88E1512 all have both standard and extended SMI/MIIM (MDIO) registers.

The DP83867 and DP83869 can access the extended registers through the indirect method (using standard registers 0x000D and 0x000E as outlined in IEEE 802.3).

## 4 Informational Changes

This section describes features offered in the DP83867 and DP83869, and how to transition to implementing them. These functions may or may not be offered in the Marvell 88E1512. [Table 5](#) lists the changes described later in this section.

**Table 5. Feature Set Comparison**

Features	DP83867CR/CS/E/IS	DP83867IR	DP83869HM	88E1512
RGMI	Yes	Yes	Yes	Yes
GMI	No	Yes	No	No
SGMI	Yes <sup>(1)</sup>	No	Yes	Yes
Interrupt	Yes	Yes	Yes	Yes
WoL	Yes	Yes	Yes	Yes
Time Domain Reflectometry (TDR)	Yes	Yes	Yes	Yes
JTAG	Yes	Yes	Yes	No
IEEE 1588 SFD	Yes	Yes	Yes	No
IEEE 802.3 Test Modes	Yes	Yes	Yes	Yes
Loopback Modes	Yes	Yes	Yes	Yes
PRBS	Yes	Yes	Yes	Yes

<sup>(1)</sup> DP83867CR does not support SGMI.

### 4.1 Power Down / Interrupt

The DP83867 and DP83869 offer a separate multifunction pin to allow the system to power down the device, or to indicate an interrupt. In default configuration, the pin is set as power down. On the 88E1512 the LED[2] pin also functions as an active low-interrupt pin. However, register configuration must be used to put the device in the power-down state.

In the DP83867 and DP83869, the PWR\_DOWN/INT pin may be asserted low to put the device in a power-down state. The interrupt allows a MAC to act upon the status in the PHY without polling the PHY registers. The interrupt source can be selected through the interrupt registers, MICR (0x0012), and the interrupt status can be read from ISR (0x0013). When operating this pin as an interrupt, an external 2.2 kΩ connected to the VDDIO supply is recommended. Additionally, on the DP83869 the fiber interrupt can be selected with FIBER\_INT\_EN (0x0C18), and interrupt status can be read with FIBER\_INT\_STTS (0x0C19).

### 4.2 Wake on LAN (WoL)

The DP83867, DP83869, and 88E1512 offer a Wake-on-LAN function. This function provides a mechanism for bringing the Ethernet PHY out of a low-power state using a special Ethernet packet, called a Magic Packet.

The DP83867 and DP83869 can be configured to generate an interrupt to wake up the MAC when a qualifying packet is received. An option is also available to generate a signal or pulse through any of the GPIO pins to inform a connected controller that a wake event has occurred. If using the interrupt pin, it is recommended that the PWR\_DOWN/INT pin is pulled up to the VDDIO supply using an external 2.2 kΩ resistor. Register 0x134 can be used to configure the WoL receive configuration, including the pulse width length.

For customized packet configuration and secure-on password configuration, see the *Wake-on-Lan Packet Detection* section of the [DP83867IR/CR data sheet](#), [DP83867E/IS/CS data sheet](#), or [DP83869HM data sheet](#).

### 4.3 Time Domain Reflectometry (TDR)

The DP83867, DP83869, and 88E1512 each support Time Domain Reflectometry (TDR) cable diagnostics.

On the DP83867 and DP83869, TDR control and status can be managed using specific MDIO registers. Software resets before and after TDR tests are recommended. TDR measurements are allowed on these devices when the link partner is disconnected, the link partner is quiet (for example, in power-down mode), or can also be set up to be activated automatically. TDR can be automatically activated when the link fails, or is dropped by setting bit 7 of register 0x0009 (CFG1). The results of the TDR run after the link fails are saved in the TDR registers.

In addition, the DP83867 also supports Active Link Cable Diagnostics (ALCD) for cable diagnostics with an active link partner.

Refer to the *TDR* section of the [DP83867IR/CR data sheet](#), [DP83867E/IS/CS data sheet](#), or [DP83869HM data sheet](#) for more information.

### 4.4 Linux Driver

TI supplies a DP83867 Linux Driver, available at <http://www.ti.com/tool/dp83867sw-linux>.

The Linux Driver is also available in the Linux mainline kernel.

The DP83869 Linux driver is available soon. Please contact TI for more information.

### 4.5 SGMII

SGMII is supported by the DP83867CS/E/IS and the DP83869HM. The Serial Gigabit Media Independent Interface (SGMII) provides a means of conveying network data and port speed between a 100/1000 PHY, and a MAC with significantly less signal pins (four or six pins) than required for GMII (24 pins) or RGMII (12 pins). The DP83869HM only supports a 4-pin SGMII interface. The SGMII interface uses 1.25 Gbps LVDS differential signaling, which has the added benefit of reducing EMI emissions relative to GMII or RGMII. The following pins are used in SGMII mode:

- SGMII\_SIP
- SGMII\_SIN
- SGMII\_SOP
- SGMII\_SON
- SGMII\_COP (6-pin mode)
- SGMII\_CON (6-pin mode)

## 4.6 GMII

GMII is supported in the DP83867IR 64-QFP package. The Gigabit Media Independent Interface (GMII) is the IEEE-defined interface for use between an Ethernet PHY and an Ethernet MAC. GMII is available on the PAP devices only. The purpose of GMII is to make various physical media transparent to the MAC layer. The GMII Interface accepts either GMII or MII data, as well as control and status signals, and routes them either to the 1000BASE-T, 100BASE-TX, or 10BASE-Te modules, respectively. The following pins are used in GMII mode:

- TX\_EN
- TX\_ER
- GTX\_CLK
- TX\_D[7:0]
- RX\_DV
- RX\_ER
- RX\_CLK
- RX\_D[7:0]
- CRS
- COL

## 4.7 RGMII

RGMII is supported in the DP83867IR/CR/CS/E/IS (48-pin QFN and 64-pin QFP) and DP83869HM. The Reduced Gigabit Media Independent Interface (RGMII) is designed to reduce the number of pins required to interconnect the MAC and PHY (12 pins for RGMII relative to 24 pins for GMII). To accomplish this goal, the data paths and all associated control signals are reduced and multiplexed. Both the rising and trailing edges of the clock are used. The following pins are used in RGMII mode:

- TX\_CTRL
- TX\_CLK
- TX\_D[3:0]
- RX\_CTRL
- RX\_CLK
- RX\_D[3:0]

## Pinout Mapping

**Table 6. Pinout Mapping**

	DP83867CS/CR/ E/IS	DP83867IR	DP83869HM	88E1512	Description
<b>MAC Interface</b>					
TX_D[3:0] in RGMII mode TX_D[7:0] in GMII/MII mode	25,26,27,28	31,32,33,34,35,36,37,38	25,26,27,28	50,51,54,55	Transmit Data
RX_D[3:0] in RGMII mode RX_D[7:0] in GMII/MII mode	33,34,35,36	44,45,46,47,48,49,50,51	33,34,35,36	44,45,47,48	Receive Data
RX_CLK	32	43	32	46	RGMII Receive Clock
GTX_CLK	29	40	29	53	RGMII Transmit Clock.
SGMII_SIP/N	27,28	—	16,17	1,2	Differential SGMII Data Input
SGMII_SOP/N	35,36	—	14,15	4,5	Differential SGMII Data Output
SGMII_COP/N	33,34	—	—	—	Differential SGMII Clock Output
TX_CTRL	37	52	37	56	Transmit Control
RX_CTRL	38	53	38	43	Receive Control
CRS	—	56	—	—	Carrier Sense
COL	—	55	—	—	Collision Detect
RX_ER	—	54	46	—	Receive Error
RX_DV	—	53	38	—	Receive Data Valid
TX_EN	—	52	37	—	Transmit Enable
TX_ER	—	39	21	—	Transmit Error
<b>GPIO</b>					
GPIO_0:1	39,40	48,49,50,51,54,55,56	22,45	—	General Purpose I/O
CONFIG	—	—	—	15	Configures PHY Address and I/O Voltage
<b>Management Interface</b>					
MDC	16	20	42	7	Management data Clock
MDIO	17	21	41	8	Management Data I/O
INT/PWDN	44	60	44	—	Interrupt / Power Down (Default Power Down)
<b>Reset</b>					
RESET_N	43	59	43	16	Reset 88E1512: called RESETn
<b>Clock Interface</b>					
XI	15	19	20	34	Crystal/Oscillator Input
XO	14	18	10	33	Crystal Output
CLK_OUT	18	22	40	9	Clock Output
Table continued on next page.					

**Table 6. Pinout Mapping (continued)**

	DP83867CS/CR/ E/IS	DP83867IR	DP83869HM	88E1512	Description
<b>JTAG Interface Pins</b>					
JTAG_TRSTN	—	24	—	—	JTAG Test Reset
JTAG_CLK	20	25	21	—	JTAG Test Clock
JTAG_TDO	21	26	22	—	JTAG Test Data Output
JTAG_TMS	22	27	23	—	JTAG Test Mode Select
JTAG_TDI	23	28	24	—	JTAG Test Data Input
<b>LED Interface</b>					
LED_0:2	47,46,45	61,62,63	47,46,45	12,13,14	External LED Connections. 88E1512: LED[2] is also active low interrupt
<b>Media Dependent Interface</b>					
TD_P/M_A	1,2	2,3	1,2	27,28	Differential Transmit and Receive Signals
TD_P/M_B	4,5	5,6	4,5	23,24	Differential Transmit and Receive Signals
TD_P/M_C	7,8	10,11	7,8	21,22	Differential Transmit and Receive Signals
TD_P/M_D	10,11	13,14	10,11	17,18	Differential Transmit and Receive Signals
TSTPT	—	—	—	29	88E1512: DC Test Point
HSDACP/N	—	—	—	31,32	88E1512: Test Pins fo differential TX_TCLK
<b>Other Pins</b>					
RBIAS	12	15	12	30	Bias Resistor Connection. 88E1512: called RSET.
SD	—	—	24	—	Signal Detect for Optical Transceiver
<b>Power and Ground Pins</b>					
VDDIO	19,30,41	23,41,57	18,30	11,49,52	I/O Power 88E1512: called VDDO.
VDDA1P8	13,48	17,64	13,48	3,19,26,35,38	1.8-V Analog Supply (±5%). 88E1512: called AVDD18 and AVDDC18.
VDDA2P5	3,9	4,12	3,9	—	2.5-V Analog Supply (±5%).
VDD1P1	6,24,31,42	8,29,42,58	6,31,39	—	1.1-V Analog Supply (±5%).
DVDD	—	—	—	6,42	88E1512: 1.0-V Digital Supply
GND	Die Attach Pad	Die Attach Pad	Die Attach Pad	Die Attach Pad	Ground
AVDD33	—	—	—	20,25	88E1512: 3.3-V Analog Supply
REG_IN	—	—	—	36	88E1512: 3.3-V Analog Supply for internal regulator.
REGCAP1, REGCAP2	—	—	—	37,41	88E1512: Capacitor Terminal Pins for internal regulator.
AVDD18_OUT	—	—	—	39	88E1512: 1.8-V Regulator Output
DVDD_OUT	—	—	—	40	88E1512: 1.0-V Regulator Output
VDDO_SEL	—	—	—	10	88E1512: VDDO Voltage Control

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2019, Texas Instruments Incorporated