

Transmitter Optimization for ≥ 25 Gbps Retimer Links

Rodrigo Natal

ABSTRACT

This report provides guidance on how to optimally configure the transmitter settings for 25/28G retimer applications. Measurement examples are presented along with typical data for different test configurations. Moreover, the additional challenges involved for 25/28G data rate systems are discussed relative to the previous generation systems.

Contents 2 3 List of Figures 1 2 3 Conceptual FIR Waveform with Negative Pre-Cursor Only, with Positive Main-Cursor.......4 Conceptual FIR Waveform Illustrating Positive Post-Cursor On Rising Edge Transition With Positive 4 5 6 8 9 10 Measured DS250DF810 25.78125 Gbps Output Eye Diagram with PRBS15, for Nominal Test Case and Measured DS250DF810 25.78125 Gbps Output Eye Diagram with PRBS15, for Nominal Test Case and 11 12 Setup Diagram For Test Case of Retimer Evaluation Board Plus Mated QSFP28 Module Compliance DS250DF810 25.78125 Gbps Output for PRBS15 Pattern for Worst Case QSFP28 Host-to-module Test 13 14 DS250DF810 25.78125 Gbps Output for PRBS15 Pattern For Worst Case QSFP28 Host-to-module Test 15 16 Measured DS250DF810 25.78125 Gbps Output Eye Diagram for PRBS15 pattern, for Nominal Test Measured DS250DF810 25.78125 Gbps Output Eye Diagram for PRBS15 Pattern After De-embedding 17 18 19 20 Retimer Test Setup Used For Evaluating Rx Eye Opening Performance As A Function of TX FIR Setting... 18 21 DS250DF810 Eye Monitor Plot for 15-inch FR4 Test Card Case, for Optimized Tx FIR Settings (main =





| 23 24 25 | Guideline for link Partner FIR Settings When Insertion Loss ≤ 15 dB | 21 |
|----------------|--|----|
| | List of Tables | |
| 1 | DS250DF810 25.78125 Gbps Output Eye Measurements as a Function of FIR Pre-Cursor (post-cursor = 0) | 11 |
| 2 | DS250DF810 25.78125 Gbps Output Eye Measurements as a Function of FIR Post-Cursor (pre-cursor = 0) | 11 |
| 3 | DS250DF810 25.78125 Gbps Rx HEO and VEO Values as a Function of FIR Pre-cursor for 15-inch FR4 Test Card Case (with post-cursor = 0) | 18 |
| 4 | DS250DF810 25.78125 Gbps Rx HEO and VEO Values as a Function of FIR Post-cursor for 15-inch FR4 Test Card Case (with pre-cursor = 0) | |
| 5 | DS250DF810 25.78125 Gbps Rx HEO and VEO Values as a Function of FIR Pre-cursor for 20-inch FR4 Test Card Case (with post-cursor = 0) | |
| 6 | DS250DF810 25.78125 Gbps Rx HEO and VEO Values as a Function of FIR Post-cursor for 20-inch FR4 Test Card Case (with pre-cursor = 0) | |

2



www.ti.com Retimer Applications

1 Retimer Applications

TI's 25/28G family of retimers can be implemented in a variety of high-speed serial link applications requiring reach extension and/or signal quality optimization. Figure 1 illustrates the types of interfaces within a networking system where retimers are typically implemented.




Figure 1. Typical Uses of Tl's 8-Channel 25/28G Retimer in a Networking System

2 Overview of TI 25G/28G Retimer Tx Output Signal Conditioning

The output driver for TI's 25G/28G retimers has a three-tap finite impulse response (FIR) filter which allows for pre- and post-cursor equalization to compensate for a wide variety of output channel media. The filter consists of a weighted sum of three consecutive retimed bits as shown in the following diagram. C[0] can take on values in the range [-31, +31]. C[-1] and C[+1] can take on values in the range [-15, 15].

When utilizing the FIR filter, it is important to abide by the following general rules:

- |C[-1]|+|C[0]|+|C[+1]| ≤ 31; the FIR tap coefficients absolute sum must be less or equal to 31)
- sgn(C[-1])=sgn(C[+1]) ≠ sgn(C[0]), for high-pass filter effect; the sign for the pre-cursor and/or postcursor tap must be different from main-cursor tap to realize boost effect
- sgn(C[-1])=sgn(C[+1]) = sgn(C[0]), for low-pass filter effect; the sign for the pre-cursor and/or post-cursor tap must be equal to the main-cursor tap to realize attenuation effect

The FIR filter is used to pre-distort the transmitted waveform to compensate for frequency-dependent loss in the output channel. The most common way of pre-distorting the signal is to accentuate the transitions and de-emphasize the non-transitions. The bit before a transition is accentuated via the pre-cursor tap, and the bit after the transition is accentuated via the post-cursor tap. Figure 2, Figure 3, Figure 4 below give a conceptual illustration of how the FIR filter affects the output waveform. The following characteristics can be derived from the example waveforms:

- VODpk-pk=v7 v8
- VODlow-frequency = v2 v5
- Rpre_{dB} = 20 * log10 (v3/v2)
- Rpst_{dB} = 20 * log10 (v1/v2)






Figure 2. Conceptual FIR Waveform with Negative Post-Cursor Only, with Positive Main-cursor




Figure 3. Conceptual FIR Waveform with Negative Pre-Cursor Only, with Positive Main-Cursor






Figure 4. Conceptual FIR Waveform Illustrating Positive Post-Cursor On Rising Edge Transition With Positive Main-Cursor

3 Configuring the Retimer Tx for ≥ 25Gbps System Challenges

3.1 25/28G vs 10G


Signal conditioning challenges are more significant for ≥ 25G applications compared to previous 10G networking systems. Here are three challenges which are more prevalent in 25/28G applications:

- 1. Insertion loss
- 2. Reflections and crosstalk
- 3. Pre-cursor inter-symbol interference (ISI)

3.1.1 Insertion Loss

Insertion loss at the Nyquist frequency for a given electrical channel inherently increases with data rate. This becomes a signal conditioning issue when system designers want to reuse existing hardware (e.g. a chassis with legacy backplane design), or when high-performance dielectric materials and connectors are cost prohibitive. As a simple example, Figure 5 shows the SDD21 parameter performance for a SFP host-to-module channel test case. Both SFP+ and SFP28 module compliance board channels are plotted. The electrical configuration used for the measurement is shown in Figure 6. As per the plots, the insertion loss at the 25.78125 Gbps Nyquist frequency of 12.89 GHz is significantly greater for the SFP+ plots than the SFP28 plots. This result is certainly not surprising, given the use of Nelco dielectric material and 5 GHz rated edge connector for the SFP+ compliance board versus the higher performance Megtron material and 12 GHz edge connector used on the SFP28 compliance board.





Blue trace: SFP+ cage top

Light blue trace: SFP+ cage bottom Green trace: SFP28 cage top Red trace: SFP28 cage bottom

Figure 5. SDD21 Plots for Measured SFP Compliance Test Channels; 1x2 Vertical SFP Cage Used






Figure 6. SFP+/SFP28 Module Compliance Test Setup Used for S-Parameter Evaluation

3.1.2 Reflections and Crosstalk

Components and PCB traces behave less ideally at higher frequencies, due in large part to parasitic effects. Parasitics (resistive, inductive, or capacitive) affect how the channel impedance behaves over frequency. Moreover impedance mismatching results in signal reflection. Referring back to the example SDD12 plots in Figure 5 12 GHz all four plots start to show a significant amount of ripple. This is in stark contrast to the fairly smooth characteristic for these plots below 10 GHz. This ripple on the transfer function is usually indicative of reflection issues, and suggest that return loss must be examined. Though not reviewed in this document, more pronounced parasitic effects and impedance mismatch at higher data rates can also lead to higher crosstalk between adjacent data channels.



3.1.3 Pre-Cursor ISI

While pre-cursor dispersion at 10Gbps is not a problem (and is even negligible for many link cases), it is more significant for ≥25 Gbps applications. To the extent that, pre-cursor equalization must be examined for most if not all ≥25 Gbps link cases. To illustrate this effect, Figure 7 and Figure 8 show measured pulses for 10.3125 Gbps vs 25.78125 Gbps after signal transmission over a channel of 8 dB insertion loss at the respective Nyquist frequency. Normalized amplitude relative to VOD_{low-frequency} value is plotted on the Y-axis for Figure 7 and Figure 8. For the 10G pulse the normalized amplitude for -1 UI (i.e. pre-cursor) is zero. On the other hand for the 25G pulse the normalized amplitude for -1 UI is around 0.1, or 10% of VOD_{low-frequency}.




Figure 7. Measured Response for 10.3125 Gbps Data Rate Pulse, for an 8 dB Loss Channel




Figure 8. Measured Response for 25.78125 Gbps Data Rate Pulse, for an 8 dB Loss Channel



3.2 3.2 Port-Side Optimization

The typical port-side application requires a switch ASIC to interface to physical media enabling transmission over some length of cable, be it optical fiber or copper cable of some type. Listed below are three port-side interface functions where the retimer plays an important role:

- Compensation of insertion loss for the host channel between the ASIC Tx and the port The retimer is relied on to improve the horizontal and vertical eye opening observed at the port-side module electrical input by compensating for the host channel insertion loss via its equalization functions
- Compliance to module electrical input criteria for error free data transmission with margin beyond insertion loss compensation, module interfaces have electrical requirements which are commonly specified on network interface standards such as IEEE802.3 or Multi-Source Agreement (MSA) specifications such as Small Form Factor (SFF). These requirements may include strict limits for eye height and jitter. Physical medium dependent interfaces are sensitive to non-compensable jitter at the module electrical input which may propagate through the link and result in degraded bit error rates and/or link distance. The retimer's clock and data recovery function produces a version of the input data with much less jitter, thus improving link performance margin.
- ASIC Rx input electrical eye opening optimization the impairments present through the host channel
 may lead to observing bit errors at the ASIC Rx if not sufficiently compensated for. Depending on the
 impairments, which include a combination of insertion loss, noise and reflections, the ASIC Rx may not
 have enough equalization capability and thus a signal conditioning device such as a retimer is required
 in the link.

To illustrate how to optimally configure the retimer Tx, three different evaluation cases applicable to portside are examined:

- Nominal case (e.g. retimer evaluation board level testing)
- Component edge test point case
- Module compliance channel test case

Figure 9 shows the nominal evaluation case where a TI DS250DF810 25 Gbps 8-channel retimer is implemented on a board with SMA connector inputs and outputs. The total insertion loss for the board trace, connectors and cables for this setup type is typically around 6 dB for one direction (e.g. from retimer device output to scope input), which is within the typical specification range for a standard host-to-module channel. Hence, this retimer test setup is a useful transmitter evaluation case for port-side application, ahead of evaluation with module specific test fixtures.

Figure 10 shows a measured retimer output eye diagram for the default FIR settings. The measured eye opening can be improved by applying some Tx equalization via the FIR taps. Figure 11 shows the optimized eye diagram. As can be seen, the eye height was improved from 331 mV to 457 mV. Table 1 and Table 2 further illustrate how the eye opening is affected by the FIR pre-cursor and post-cursor setting. For the FIR pre-cursor tap with negative polarity, the vertical eye opening will improve as a function of magnitude until compensable inter-symbol interference from dispersion is removed. Beyond this point further increases in the FIR pre-cursor magnitude will translate to smaller vertical eye opening improvements but an increase in peak-to-peak jitter. Data dependent jitter increases as a result of signal over-equalization for this condition. Similarly, for the FIR post-cursor tap with negative polarity, the vertical eye opening will improve as a function of magnitude until channel insertion loss is compensated for. Beyond this point further increases in the FIR post-cursor magnitude will translate to smaller vertical eye opening improvement but an increase in peak-to-peak jitter.






Figure 9. Setup Diagram For Nominal Retimer Test Case (e.g. Retimer Evaluation Board Level Testing)




Figure 10. Measured DS250DF810 25.78125 Gbps Output Eye Diagram with PRBS15, for Nominal Test Case and Default FIR Settings (main = 26, pre-cursor = 0, post-cursor = 0)






Figure 11. Measured DS250DF810 25.78125 Gbps Output Eye Diagram with PRBS15, for Nominal Test Case and Optimized FIR Settings (main = 22, pre-cursor = -2, post-cursor = 2)

Table 1. DS250DF810 25.78125 Gbps Output Eye Measurements as a Function of FIR Pre-Cursor (post-cursor = 0)

| PRE-CURSOR VALUE | EYE HEIGHT (mV) | JITTER p-p (ps) |
|------------------|-----------------|-----------------|
| 0 | 328 | 6.5 |
| -1 | 365 | 5.4 |
| -2 | 390 | 6.3 |
| -3 | 415 | 7.1 |
| -4 | 435 | 7.2 |
| -5 | 443 | 8.1 |

Table 2. DS250DF810 25.78125 Gbps Output Eye Measurements as a Function of FIR Post-Cursor (pre-cursor = 0)

| POST-CURSOR VALUE | EYE HEIGHT (mV) | JITTER p-p (ps) |
|-------------------|-----------------|-----------------|
| 0 | 328 | 6.5 |
| -1 | 359 | 6.3 |
| -2 | 384 | 7 |
| -3 | 406 | 7.4 |
| -4 | 417 | 8.6 |
| -5 | 414 | 8.9 |

Figure 12 shows a test setup that adds a QSFP28 mated module compliance board-host compliance board pair to the channel from Figure 9. This test case has worse insertion loss than the typical module host channel in a networking system, as two separate fixtures are being used combined with external SMA cables. The total insertion loss for this system is around 12 dB at 12.89 GHz. Figure 13 shows the measured output eye diagram when no Tx equalization is applied. Vertical eye opening is rather impaired with a value in the tens of millivolts range. Tl's 25/28G retimers however have ample Tx equalization, and are thus more than capable of opening up the eye for this implementation case. Figure 14 shows the resulting eye diagram after applying Tx equalization via the FIR taps. As can be seen from the Figure 12 the resulting eye height of 204mV allows compliance to the CAUI-4 chip-to-module eye mask.






Figure 12. Setup Diagram For Test Case of Retimer Evaluation Board Plus Mated QSFP28 Module Compliance Board-Host Compliance Board Combination






Figure 13. DS250DF810 25.78125 Gbps Output for PRBS15 Pattern for Worst Case QSFP28 Host-to-module Test Channel and No Tx Equalization Applied (main = 26, pre-cursor = 0, post-cursor = 0)




Figure 14. DS250DF810 25.78125 Gbps Output for PRBS15 Pattern For Worst Case QSFP28 Host-to-module Test Channel and Tx Equalization Applied (main = 16, pre-cursor = -3, post-cursor = -7)



Figure 15 illustrates the test case where the test points are defined right at the input or output of the retimer device. Specifications such as IEEE802.3 and SFF MSA may define such test points as part of their definitions of chip-to-module interfaces. The "component edge" may be specified at the retimer package interface point (e.g. BGA ball) or perhaps a small PCB trace distance from this point.

For transmitter output measurements at the component edge a useful methodology is to take advantage of the de-emdedding function that is implemented in newer oscilloscopes such as the Keysight DCA-X. If the s-parameters for the test channel have been obtained, the scope de-embed function then allows the user to remove this s-parameter contribution from the measured waveform. Figure 16 super-imposes the output eye diagram measured with the setup of Figure 9 with the waveform resulting from removing the S4P for the evaluation board channel. Figure 17 shows the resulting output eye diagram after optimizing the FIR settings. The post-cursor of +1 represents a small amount of attenuation that is being applied to the signal to eliminate residual peaking on the output waveform. The FIR pre-cursor setting of -2 compensates for the small amount of pre-cursor dispersion in the channel.





Figure 15. Block Diagram Illustrating the Component Edge Retimer Test Case





Blue trace: non-dembedded waveform

Purple trace: waveform after removing S4P for the evaluation board channel

Figure 16. Measured DS250DF810 25.78125 Gbps Output Eye Diagram for PRBS15 pattern, for Nominal Test Case And Default FIR Settings (main = 26, pre-cursor = 0, post-cursor = 0)




Figure 17. Measured DS250DF810 25.78125 Gbps Output Eye Diagram for PRBS15 Pattern After Deembedding And With Optimized Fir Settings (main = 26, pre-cursor = -2, post-cursor = +1)



3.3 3.3 Midplane/Backplane Optimization

Figure 18 below illustrates the typical backplane/midplane configuration in a networking system. High-speed data transmission over the typical backplane involves signal launch through a passive channel with two or more multi-pin electrical connectors, and over long lengths of PCB trace. Given the expected signal impairments, 25/28G backplane applications have rather challenging system requirements. The IEEE802.3 100GBASE-KR4 specification is one example reference point for ≥ 25 Gbps backplane application requirements. This clause specifies requirements for a 4x25.78125Gbps backplane interface and includes requirements for both transmit and receive test points:

- The transmit path requirements include specifications for output voltages, return loss, and jitter as well as output waveform characteristics including support of pre-cursor and post-cursor equalization
- The receive path requirements include interference tolerance and jitter tolerance requirements, plus a specified channel insertion loss of 30 dB to 35 dB at the Nyquist frequency





Figure 18. Backplane/Midplane Application Block Diagram

As illustrated in Figure 18, the optimum placement for the retimer in a backplane/mid-plane application is with the higher-loss channel segment at the input and the lower-loss channel segment at the output. This reduces the equalization burden on the downstream ASIC/FPGA, as the DS250DF810 is equalizing a majority of the overall channel. This type of asymmetric placement is not a requirement, but when an asymmetric placement is required due to the presence of a passive backplane or mid-plane, then this becomes the recommended placement. Figure 19 shows the measured SDD21 response for a reference test system representative of a 25/28G backplane. Consistent with the typical requirements listed above, the insertion loss ranges from 27 dB to 35 dB at 12.89 GHz.





Blue trace: 27.84 dB loss at 12.89 GHz Green trace: 35.45 dB loss at 12.89 GHz

Figure 19. SDD21 Response for a ≥ 20 Gbps Backplane Reference Test System For Two Channel Cases

For backplane/midplane interconnects within a system a common question that arises is what level of Tx pre-cursor and post-cursor equalization to apply to achieve best link performance. One way to assess link performance is to evaluate the horizontal eye opening (HEO) and vertical eye opening (VEO) that can be realized at the Rx input after equalization. Tl's 25/28G retimers implement a Eye Opening Monitor (EOM) which for its default setting records HEO and VEO values corresponding to bit error rate in the order of 1E-7. Tl's 25/28G retimers such as the DS250DF810 25Gbps 8-channel retimer have strong Rx equalization capability that allow it to recover data over channels of up to 35 dB of insertion loss. Specifically, the TI retimer has both an adaptive Continuous Time Linear Equalizer (CTLE) and adaptive Decision Feedback Equalizer (DFE) in its Rx chain. Given all of the post-cursor equalization power of the retimer Rx coupled with its adaptive configuration, it is more efficient and optimal for the link to rely on the Rx to handle as much of the post-cursor equalization as possible. Additionally, the DFE in particular is able to compensate for reflection and crosstalk effects, while the Tx equalization offers a marginal at best assistance for these two types of signal impairment.

The setup shown in Figure 20 was used to help quantify how Rx HEO and VEO will vary with Tx precursor and post-cursor in a high insertion loss system. Both 15-inch and 20-inch FR4 PCB test cards where used as part of the test system for the measurements. The total channel insertion loss for each case respectively is around 35 dB and 44 dB. The TI retimer Rx was set to its adapt mode 2 for the tests (both CTLE and DFE enabled).

Based on the observed results it is most useful for link performance to use the Tx to apply pre-cursor equalization. This result is not too surprising as the CTLE and DFE Rx equalization blocks in the TI retimer are not able to compensate for the pre-cursor dispersion. On the other hand, applying Tx post-cursor is not that useful to further improve link performance for the cases when the overall insertion loss is within the compensation capability of the Rx. Figure 23, Figure 24 and Figure 25 below give general recommendations for pre- and post-cursor for different channel loss conditions. The insertion loss (IL) in these plots refers to the total loss between the link partner transmitter and the DS250DF810 receiver. It is important to emphasize that the ideal metric for link performance is bit error rate at the Rx input. HEO/VEO at the Rx input is the next best alternative, as HEO and VEO are correlated to a bit error rate value. Optimization of Tx equalization settings based on performance measured at intermediate test points within a backplane channel is not recommended.






Figure 20. Retimer Test Setup Used For Evaluating Rx Eye Opening Performance As A Function of TX FIR Setting

Table 3. DS250DF810 25.78125 Gbps Rx HEO and VEO Values as a Function of FIR Pre-cursor for 15-inch FR4 Test Card Case (with post-cursor = 0)

| Pre-cursor value | HEO (UI) | VEO (mV) |
|------------------|----------|----------|
| 0 | 0.65 | 240 |
| -1 | 0.68 | 252 |
| -2 | 0.68 | 264 |
| -3 | 0.68 | 270 |
| -4 | 0.68 | 276 |
| -5 | 0.66 | 273 |
| -6 | 0.65 | 282 |
| -7 | 0.62 | 282 |
| -8 | 0.56 | 282 |




Figure 21. DS250DF810 Eye Monitor Plot for 15-inch FR4 Test Card Case, for Default Tx FIR Settings






Figure 22. DS250DF810 Eye Monitor Plot for 15-inch FR4 Test Card Case, for Optimized Tx FIR Settings (main = 20, post-cursor = 0, pre-cursor = -6)

Table 4. DS250DF810 25.78125 Gbps Rx HEO and VEO Values as a Function of FIR Post-cursor for 15-inch FR4 Test Card Case (with pre-cursor = 0)

| POST-CURSOR VALUE | HEO (UI) | VEO (mV) |
|-------------------|----------|----------|
| -1 | 0.62 | 246 |
| -2 | 0.56 | 240 |
| -3 | 0.53 | 222 |
| -4 | 0.5 | 228 |
| -5 | 0.4 | 204 |
| -6 | 0.34 | 168 |

Table 5. DS250DF810 25.78125 Gbps Rx HEO and VEO Values as a Function of FIR Pre-cursor for 20-inch FR4 Test Card Case (with post-cursor = 0)

| PRE-CURSOR VALUE | HEO (UI) | VEO (mV) |
|------------------|----------|----------|
| 0 | 0.4375 | 143.75 |
| -1 | 0.4375 | 162.5 |
| -2 | 0.4375 | 187.5 |
| -3 | 0.5 | 200 |
| -4 | 0.5 | 200 |
| -5 | 0.5 | 212.5 |
| -6 | 0.5 | 212.5 |
| -7 | 0.5 | 212.5 |
| -8 | 0.4375 | 212.5 |

Table 6. DS250DF810 25.78125 Gbps Rx HEO and VEO Values as a Function of FIR Post-cursor for 20-inch FR4 Test Card Case (with pre-cursor = 0)

| POST-CURSOR VALUE | HEO (UI) | VEO (mV) |
|-------------------|----------|----------|
| -1 | 0.375 | 150 |
| -2 | 0.375 | 137.5 |
| -3 | 0.3125 | 125 |



Table 6. DS250DF810 25.78125 Gbps Rx HEO and VEO Values as a Function of FIR Post-cursor for 20-inch FR4 Test Card Case (with pre-cursor = 0) (continued)

| POST-CURSOR VALUE | HEO (UI) | VEO (mV) |
|-------------------|----------|----------|
| -4 | 0.25 | 125 |
| -5 | 0.125 | 62.5 |
| -6 | 0.125 | 62.5 |




Figure 23. Guideline for link Partner FIR Settings When Insertion Loss ≤ 15 dB






Figure 24. Guideline for Link Partner FIR Settings When Insertion Loss ≤ 25 dB






Figure 25. Guideline for Link Partner FIR Settings When Insertion Loss ≤ 35 dB

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated