

# AN-1794 Using RMII Master Mode

## ABSTRACT

Texas Instruments PHYTER® family of products incorporate the Reduced Media Independent Interface (RMII) as described in the RMII revision 1.2 specification from the RMII Consortium. This interface may be used to connect a PHY device to a MAC in 10/100 Mb/s systems using a reduced number of pins relative to standard MII. In this mode, data is transferred two bits at a time using a 50 MHz reference clock for both transmit and receive MAC interfaces.

1	Introduction	2	
2	RMII Master Mode	3	
	2.1 Configuring RMII Master Mode	4	
3	100Mb/s Synchronous Ethernet With RMII Master	4	
	3.1 Configuring Synchronous Ethernet Mode	5	
	3.2 Configuring MII Clock Output	5	
4	Clock Distribution Examples	5	
	4.1 Three-Port Example	6	
	4.2 Five-Port Synchronous Switch	6	
5	Conclusions		
6	References		

#### List of Figures

1	FIFO Latency vs. Maximum Packet Size	2
2	Standard RMII System Diagram	2
3	RMII Master Connection Diagram	3
4	RMII Master System Diagram	4
5	RMII Master/Synchronous 100Mb/s Ethernet System Diagram	5
6	Three-Port Example	6
7	Five-Port Synchronous Switch	7
8	Synchronous Downstream Traffic	8
9	Fully Synchronous Traffic	8

PHYTER is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.



## 1 Introduction

The main advantage of RMII over standard MII is the reduced number of interface signals. This can improve printed circuit board (PCB) routing, and allows a PHY ASIC to be designed in a smaller package.

A disadvantage to standard RMII is the requirement for an Elasticity Buffer in the receiver. This requirement is due to the fact that the Receive Data interface signals in RMII are synchronous to the local reference clock instead of the recovered Receive Clock present in standard MII. The Elasticity Buffer serves as a FIFO between the recovered clock and the RMII reference clock and is used to prevent loss of data due to slight frequency mismatches between the two clocks.

The presence of the Elasticity Buffer introduces an uncertainty in the latency of the PHY receive datapath; this may be undesirable for systems requiring a high degree of determinism in the overall latency. As shown in Figure 1, the maximum supported packet size is a linear function of the nominal FIFO latency (bit depth).



Figure 1. FIFO Latency vs. Maximum Packet Size



Figure 2. Standard RMII System Diagram

In the system shown in Figure 2, the MAC interface of the PHY device is operating in RMII mode. The mode of the Link Partner's MAC interface is immaterial to this discussion and is shown as MII for simplicity. As indicated in the diagram, there are two logical clock domains in a system comprising two linked physical layer devices: one synchronous to the 50 MHz oscillator and one synchronous to the partner clock source. The receiver of both devices recovers the frequency of its partner's local clock. In an RMII physical layer device, the MAC receive data interface is synchronous to the same clock as the MAC transmit data interface, i.e. the local 50 MHz oscillator.



This application report introduces two advanced features in Ti's DP83640 precision PHYTER® that address system clock distribution and synchronization issues.

## 2 RMII Master Mode

Texas Instruments DP83640 precision PHYTER® device implements a proprietary MAC interface mode known as RMII Master mode. In this mode, the 50 MHz Oscillator is replaced with a 25 MHz crystal, and the device generates three 50 MHz RMII reference clocks as outputs.

For more detail on the MAC/PHY interface, see AN-1405 DP83848 Single 10/100 Mb/s Ethernet Transceiver Reduced Media Independent Interface<sup>™</sup> (RMII<sup>™</sup>) Mode (SNLA076).

A connection diagram is shown in Figure 3. The 50 MHz RMII clock is output on the RX\_CLK, TX\_CLK, and CLK\_OUT pins. Note that the RMII Master mode is compatible with the standard RMII mode; therefore, it can be used with any MAC that has an RMII interface and an external 50 MHz RMII reference clock.



Figure 3. RMII Master Connection Diagram

There are three advantages to this setup:

- The system Bill of Materials (BOM) cost is reduced by the selection of a 25 MHz crystal instead of a 50 MHz oscillator.
- The extra 50 MHz clock outputs may be used as references for other system devices, thereby, reducing requirements for external clock buffering and further reducing the BOM cost.
- The MAC interface can be switched between RMII and MII modes with no component changes (50 MHz or 25 MHz clock sources). In addition, the DP83640 provides the transmit and receive data



reference clocks on the TX\_CLK and RX\_CLK signals in either MII or RMII mode. This can simplify the MAC design.



Figure 4. RMII Master System Diagram

The difference between the systems shown in Figure 2 and Figure 4 is the 50 MHz RMII reference clock source. In Figure 2, an external 50 MHz oscillator generates the clock, while in Figure 4 the DP83640 device takes a 25 MHz crystal input and generates the 50 MHz clock for use by both itself and the MAC. Note that since there are two logical clock domains in the system, the Elasticity Buffer is still required between the two domains in the receiver. However, since the IEEE-1588 Receive Timestamp Unit is prior to the Elasticity Buffer in the receive datapath, the Elasticity Buffer has no effect on the determinism of the captured timestamps.

# 2.1 Configuring RMII Master Mode

RMII Master mode may be configured in one of two ways:

- Strap the mode at power-up by pulling the RMII\_MODE and RMII\_MASTER straps high, or
- 1. Write 0x0 to Register 0x13 (PAGESEL).
- 2. Set bits 14 (RMII\_MASTER) and 5 (RMII\_MODE) to 1 in Register 0x17 (RBR).

In addition, if the CLK\_OUT pin is to be used as a 50 MHz RMII clock, the default PTP clock output function must be disabled by clearing bit 15 (PTP\_CLKOUT\_EN) in register 0x14 (PTP\_COC).

# 3 100Mb/s Synchronous Ethernet With RMII Master

In addition to RMII Master mode, Texas Instruments DP83640 precision PHYTER® implements a clocking option known as synchronous Ethernet mode, which is available in 100Mb/s operation, in which the reference clock for the transmitter is derived directly from the recovered receive clock.

For more information about synchronous Ethernet mode, see AN-1730 DP83640 Synchronous Ethernet Mode: Achieving Sub-Nanosecond Accuracy in PTP Applications (SNLA100).

As shown in Figure 5, the resulting system has only one logical clock domain. Therefore, the effects of the receive FIFO (latency non-determinism and packet size limiting) are eliminated. Note that the partner can be any 100Mb PHY and must not be operating in synchronous Ethernet mode since a master clock reference is required for the system to function.





Figure 5. RMII Master/Synchronous 100Mb/s Ethernet System Diagram

This type of setup has an additional advantage to systems that require real-time operation, such as one that uses a Time Division Multiple Access (TDMA) protocol.

In addition, a link between two nodes in an IEEE-1588 Precision Time Protocol (PTP) would have essentially 0 ppm offset between the local and partner IEEE-1588 clocks, eliminating clock drift and improving precision. *AN-1730 DP83640 Synchronous Ethernet Mode: Achieving Sub-Nanosecond Accuracy in PTP Applications* (SNLA100) provides more detail regarding use of IEEE-1588 and the synchronous Ethernet mode.

Finally, the DP83640 device offers an additional clock distribution option that can be especially useful when the device is operating in RMII Master and 100Mb/s synchronous Ethernet mode. Instead of the 50 MHz RMII clocks appearing on the RX\_CLK and TX\_CLK signals, the 25 MHz MII clocks can be output. The RMII reference clock to the MAC is CLK\_OUT, and the RX\_CLK and TX\_CLK signals are synchronous to CLK\_OUT since all three clocks are derived from the link partner's transmit clock. For systems known to operate in 100Mb/s mode, this allows chaining several PHYs together using a single 25 MHz crystal to one of the PHYs (the "local clock master").

In addition, if the local clock master PHY is the uplink port of a switch, it can operate in synchronous Ethernet mode and can provide the reference clocks for all of the downlink port PHYs, thereby, facilitating synchronous downlink data transfer across a switch. If the link partners connected to the downlink PHYs are also operating in synchronous Ethernet mode, uplink data transfer will also be synchronous, creating a fully synchronous system. For more details, see Section 4.2.

Note that in this configuration, the local clock master PHY is connected to the 25 MHz crystal and operates in synchronous Ethernet mode; all other PHYs operate in standard (non-synchronous) Ethernet mode.

# 3.1 Configuring Synchronous Ethernet Mode

Synchronous Ethernet mode is configured as follows:

- 1. Write 0x0 to Register 0x13 (PAGESEL).
- 2. Set bit 13 (SYNC\_ENET\_EN) to 1 in Register 0x1C (PHYCR2).

# 3.2 Configuring MII Clock Output

Enable 25 MHz MII clock outputs in RMII Master mode as follows:

- 1. Write 0x0 to Register 0x13 (PAGESEL).
- 2. Set bit 6 (MII\_CLOCK\_EN) in Register 0x1B (CDCTRL1).

# 4 Clock Distribution Examples

Examples are provided in this section to facilitate understanding and implementation of RMII Master and synchronous Ethernet modes.



## 4.1 Three-Port Example

In a system comprising a three MAC functions plus three DP83640 devices, one PHY operates as the clock master and outputs the 50 MHz RMII reference clock on three separate pins. Such a system is shown in Figure 6. This allows the second and third PHYs in 50 MHz Slave Mode to use the same RMII reference clock as the 25 MHz Master PHY, thereby, allowing synchronous data transfer from all three PHYs to all three MACs. It is evident that this system uses only a single inexpensive 25 MHz crystal clock source, thus, saving the expense of three 50 MHz oscillators or several clock buffers. Since the RMII Master PHY provides three separately buffered copies of the RMII reference clock, this system removes the necessity for external clock distribution logic.



Figure 6. Three-Port Example

# 4.2 Five-Port Synchronous Switch

Figure 7 illustrates an example of a multi-port synchronous switch that takes advantage of RMII Master mode and 100Mb/s synchronous Ethernet mode. The TX\_CLK and CLK\_OUT outputs of the Uplink PHY are synchronous to its own Receive clock. Each subsequent PHY in the clock chain uses the TX\_CLK signal from the previous PHY as its 25 MHz reference clock. In this manner, all data flowing downstream is synchronous. This is shown in Figure 8.







Figure 7. Five-Port Synchronous Switch





Figure 8. Synchronous Downstream Traffic

Note that this example can be extended to additional downlink ports by daisy-chaining more PHYs to the end of the PHY chain in the diagram via its TX\_CLK output. When chaining reference clocks for the downlink PHYs, it is important that the TX\_CLK signal be used as the reference clock for the next PHY in the chain since it is guaranteed to be synchronous and phase-locked to the PHY's own reference clock. If each downstream PHY's link partner node is a DP83640 in synchronous Ethernet mode, the system will be fully synchronous since the node's transmit clock is synchronous to its receive clock. This incorporates the switch in Figure 7 and is shown in Figure 9.



Figure 9. Fully Synchronous Traffic

# 5 Conclusions

The use of RMII as the interface between the MAC and PHY has seen increasing popularity due to its lower pin count. Up to now, however, RMII has had certain disadvantages that limit its usefulness in systems requiring highly deterministic latency or high tolerance to frequency offsets between the local and partner reference clocks. In addition, a standard RMII PHY device requires a 50 MHz oscillator that is expensive relative to a 25 MHz crystal.

Texas Instruments DP83640 precision PHYTER® supports two unique features which eliminate these RMII disadvantages. RMII Master mode allows the use of an inexpensive 25 MHz oscillator and generates multiple 50 MHz reference clocks. Synchronous Ethernet mode, when combined with RMII Master mode, eliminates the sensitivity to reference clock PPM offset between the two PHYs.



## 6 References

- AN-1405 DP83848 Single 10/100 Mb/s Ethernet Transceiver Reduced Media Independent Interface<sup>™</sup> (RMII<sup>™</sup>) Mode (SNLA076)
- AN-1729 DP83640 IEEE 1588 PTP Synchronized Clock Output (SNLA099)
- AN-1730 DP83640 Synchronous Ethernet Mode: Achieving Sub-Nanosecond Accuracy in PTP Applications (SNLA100)

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications		
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive	
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications	
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers	
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps	
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy	
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial	
Interface	interface.ti.com	Medical	www.ti.com/medical	
Logic	logic.ti.com	Security	www.ti.com/security	
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense	
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video	
RFID	www.ti-rfid.com			
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com	
Wireless Connectivity	www.ti.com/wirelessconnectivity			

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated