

AN-1470 DP83847 to DP83848C/I/YB PHYTER System Rollover Document

ABSTRACT

This is an informational document detailing points to be considered when updating an existing 10/100 Mb/s Ethernet design, using Texas Instruments DP83847 Ethernet Physical Layer (PHY) product, to the new DP83848 PHYTER™ product.

Contents 1 2 2.1 2.2 2.3 3 TX ER 5 3.2 33 PHY Address 5 3.4 Flow Control 6 3.5 3.6 4.1 4.2 4.3 4.4 4.5 Energy Detect 9 4.6 4.7 Power Down/Interrupt 9 References 9 Appendix A Appendix B **List of Figures** 1 2 3 DP83847 PMD Connections (Termination and Biasing)......5 4 **List of Tables** 1 Packaging Differences 2 3 Termination and Biasing Differences..... PHYTER is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.



www.ti.com

| 4 | Register Change for Vendor Model Numbers6 |
|---|--|
| 5 | New Features of DP83848C/I/YB6 |
| 6 | DP83848C/I/YB Pin for Auto-Negotiation and LED |
| 7 | DP83848C/I/YB Auto-Negotiation Modes |
| 8 | Pinmap |
| 9 | Register Bit Definitions |



www.ti.com Purpose

1 Purpose

Although the basic functions of the device are similar, differences include feature set, pin functions, package and pinout, and possibly register operation. The impact to a design is dependant on which, and how, features of the previous device are used or implemented.

2 Required Changes

This section documents the hardware changes required to transition to DP83848C/I/YB. There are three minor, but required circuit changes, that are required for proper operation of the device.

2.1 Package

DP83848C/I/YB uses the 48LQFP package. The differences in package between DP83848C/I/YB and DP83847 are shown in Table 1. For more information on the 48–LQFP package, visit Quality & Lead-free (Pb-free): Packaging Information.

| | DP83848C/I/YB | DP83847 |
|-----------------|---------------|---------|
| Package | 48-LQFP | 56-LLP |
| Footprint | 7x7mm | 9x9mm |
| Package Drawing | VBH48A | LQA56A |

Table 1. Packaging Differences

2.2 Pinout

DP83847 has 56 pins while DP83848C/I/YB has 48 pins. For the list of pins not applicable in DP83848C/I/YB and the pinmap from DP83847 to DP83848C/I/YB, see Appendix A.

2.3 PCB Modification

This section describes the DP83847 circuit design modification required to use the DP83848C/I/YB in a similar PCB.

2.3.1 **PFBOUT**

Parallel capacitors (10 μ F Tantalum capacitor and 0.1 μ F) should be placed close to pin 23 (PFBOUT, the output of the regulator) in DP83848C/I/YB and pin 42 (C1, the output of the regulator) in DP83847. In DP83848C/I/YB, pin 18 (PFBIN1) and 37 (PFBIN2) should be externally connected to pin 23 as shown in Figure 1. A small 0.1 μ F capacitor should be placed close to pin 18 and pin 37. DP83847 does not require a similar connection.




Figure 1. Special Connection in DP83848C/I/YB



Required Changes www.ti.com

2.3.2 Bias Resistor

Internal circuitry biasing of the DP83848C/I/YB has changed from previous devices.

Table 2. Bias Resistor Values

| | DP83848C/I/YB | DP83847 | |
|---------------------|---------------|---------|--|
| Bias Resistor Value | 4.87Κ Ω | 10Κ Ω | |

2.3.3 Termination and PMD Biasing

Termination of the PMD receive pair (TPRD±) on previous physical layer devices consisted of a pair of 54.9 Ω , AC biased to GND. This value, when seen in parallel with the internal receiver circuitry, provided an equivalent of 100 Ω impedance. In DP83848C/I/YB the internal receiver circuitry has changed and now requires a pair of 49.9 Ω resistors, biased to V_{DD} of the device.

This matching of the termination resistors and common biasing between the receiver and transmitter of the DP83848C/I/YB allows the addition of the auto-MDIX feature to the device.

Table 3. Termination and Biasing Differences

| | DP83848C/I/YB | DP83847 |
|----------------|---------------|-----------|
| TX Termination | 49.9 Ω | 49.9 Ω |
| TX Bias | 3.3 V | 3.3 V |
| RX Termination | 49.9 Ω | 54.9 Ω |
| RX Bias | 3.3 V | AC to GND |

For a graphic explanation of this, see Figure 2 and Figure 3.




Figure 2. DP83848C/I/YB PMD Connections (Termination and Biasing)



www.ti.com Potential Changes




Figure 3. DP83847 PMD Connections (Termination and Biasing)

3 Potential Changes

Section 3.1 describes the specific changes that may be implemented in DP83848C/I/YB depending on the application.

3.1 TX ER

Older designs using the DP83847 may use the TX_ER pin. This signal allows the system MAC to force DP83847 to deliberately corrupt the transmitted packet by inserting bad symbol codes. A similar function can be accomplished by having the MAC signal the PHY to stop transmission mid-packet. By stopping mid-packet, the receiving node will interpret the packet as having a bad CRC. Upper layers can then decide to receive or reject the packet in question. Since the function on the TX_ER pin can be more easily attained with the latter method, the TX_ER pin was not included on the DP83848. If the TX_ER pin is used as an input to any device, the pin should be pulled low to ensure that it does not float.

3.2 MII Interface

The MII interface is used to connect the PHY to the MAC in 10/100 Mbps systems. For a 5 V MII application, it is recommended to use 33 Ω series resistor between the MAC and DP83848C/I/YB. The MII interface is a nibble-wide interface that consists of a transmit interface, receive interface and control signals. The transmit interface is comprised of the following signals:

- Transmit data bus, TXD[0:3] (pins 3,4,5 and 6 in DP83848C/I/YB)
- Transmit enable signal, TX EN (pin 2 in DP83848C/I/YB)
- Transmit clock , TX_CLK (pin 1 in DP83848C/I/YB) that runs at 2.5 MHz in 10 Mbps mode and 25 MHz in 100 Mbps mode

The receive interface is comprised of the following signals:

- Receive data bus, RXD[0:3] (pin 43, 44, 45 and 46 in DP83848C/I/YB)
- Receive error signal, RX ER (pin 41 in DP83848C/I/YB)
- Receive data valid, RX_DV (pin 39 in DP83848C/I/YB)
- Receive clock, RX_CLK (pin 38 in DP83848C/I/YB) for synchronous data transfer that runs at 2.5 MHz in 10 Mbps mode and 25 MHz in 100 Mbps mode

3.3 PHY Address

In a given system, multiple PHYs may be controlled by a single MII management interface. In order to support this, each PHY must have a unique address. DP83848C/I/YB facilitates this with PHY address strap options.



Informational Changes www.ti.com

In DP83848C/I/YB, RXD0:3 and COL are used to set the PHY address. While DP83847 requires external 5K Ω pull-ups or pull-downs to set the PHY address, pin COL has a weak internal pullup and RXD0:3 have weak internal pull_downs in DP83848C/I/YB. Hence, the default setting for PHY address in DP83848C/I/YB is 01h. External 2.2K Ω pull_ups and pull_downs can be added to change the PHY address from the default.

3.4 Flow Control

In DP83847, pin RX_ER may be strapped low to indicate full duplex flow control support and left floating otherwise. Since flow control is a function of MAC layer, the MAC must set the bit in ANAR register in order to indicate full duplex flow control support in DP83848C/I/YB.

3.5 Physical Layer ID Register

The PHYsical Layer ID Register (PHYID) allows system software to determine applicability of device specific software based on the vendor model number. The vendor model number is represented by bits 9 to 4 in PHYIDR2. The vendor model number in DP83848C/I/YB is 001001b. In DP83847, the vendor model number is 000011b.

Table 4. Register Change for Vendor Model Numbers

| Register Address | Register Name | Register Description | Device | |
|---------------------|------------------|----------------------|---------------|---------|
| Hex | | | DP83848C/I/YB | DP83847 |
| 03h | PHYIDR2 | PHY ID 2 | 5C90h | 5C30h |

3.6 Software Reset

A soft reset in the DP83848C/I/YB by setting bit 15 in the BMCR, will reset the device and set all the registers to their default or strapped settings. This includes power down, bit 11 in the BMCR, unless the PWR_DOWN/INT pin is externally strapped. For previous TI devices, such as the DP83847 and DP83846, asserting software reset, by setting BMCR, bit 15, the power down register setting, BMCR, bit 11, does not get reset.

4 Informational Changes

This section describes the new features offered in DP83848C/I/YB and the changes required to implement them.

Table 5. New Features of DP83848C/I/YB

| | DP83848C/I/YB | DP83847 |
|--------------------------|-------------------------------------|---------|
| System_Interfaces | | |
| RMII | Yes | No |
| SNI | Yes | No |
| JTAG | Available in DP83848I and DP83848YB | No |
| Auto-MDIX | Yes | No |
| Energy Detect | Yes | No |
| LED Outputs | 3 | No |
| CLK-to-MAC Output | Yes | No |
| Power Down/Interrupt Yes | | No |
| Temperature Range | | |
| 0_to_70°C | Yes | Yes |
| -40_to_85°C | Available in DP83848I | No |
| -40_to_125°C | Available in DP83848YB | No |
| Power Consumption | , | |
| Active Power (Typ) | 264mW | 351mW |



www.ti.com Informational Changes

4.1 Auto-Negotiation and LED Pins

DP83847 has dedicated AN0, AN1 and AN_EN (pins 15, 16 and 17) for enabling and configuring Auto_Negotiation. In addition, LED pins 18 to 23 were used to indicate Speed, Receive, Transmit, Link, Collision and Duplex status. DP83848C/I/YB has only 3 pins multiplexed for auto-negotiation function and LED status indication. Pin 26 has multiple functions, indicating Activity and Collision status, combined with enabling Auto_Negotiation. Pin 28 indicates link status and controls the advertised and forced mode (AN0) of DP83848C/I/YB. Pin 27 indicates speed status and controls the advertised and forced mode (AN1) of DP83848C/I/YB. DP83848C/I/YB does not have separate pins to indicate transmit and receive activity status.

Table 6. DP83848C/I/YB Pin for Auto-Negotiation and LED

| DP83848C/I/YB Pin Number | Auto-Negotiation function | LED function |
|--------------------------|---|-------------------------------|
| 26 | Auto-Negotiation enable | Activity and collision status |
| 27 | Controls the advertised and forced mode (AN1) | Speed status |
| 28 | Controls the advertised and forced mode (AN0) | Link status |

Table 7. DP83848C/I/YB Auto-Negotiation Modes

| AN_EN | AN0 | AN1 | Forced mode | |
|-------|-----|-----|--|--|
| 0 | 0 | 0 | 10 Base-T, Half-Duplex | |
| 0 | 0 | 1 | 10 Base-T, Full-Duplex | |
| 0 | 1 | 0 | 100 Base-TX, Half-Duplex | |
| 0 | 1 | 1 | 100 Base-TX, Full-Duplex | |
| AN_EN | AN0 | AN1 | Advertised mode | |
| 1 | 0 | 0 | 10 Base-T, Half/Full-Duplex | |
| 1 | 0 | 1 | 100 Base-TX, Half/Full-Duplex | |
| 1 | 1 | 0 | 10 Base-T, Half/Full-Duplex 100 Base-TX, Half/Full-Duplex | |
| 1 | 1 | 1 | 10 Base-T, Half/Full-Duplex 100 Base-TX, Half/Full-Duplex | |

4.2 RMII Interface

The RMII interface can be used to connect the MAC to PHY in 10/100 Mbps systems using a reduced number of pins. By utilizing this feature, significant PCB space savings can be realized within the system, especially one with a large number of Physical layer devices.

DP83848C/I/YB uses an external 50 MHz clock (X1) as reference for both transmit and receive in the RMII mode. This is provided by an external oscillator. RX_DV should be pulled high using a 2.2K Ω resistor to enable RMII mode.



Informational Changes www.ti.com




Figure 4. RMII Selection on DP83848C/I/YB

4.3 SNI Mode

DP83848C/I/YB incorporates a 10Mb Serial Network Interface (SNI) that allows a simple data interface for 10Mb only system. While there is no defined standard for this interface, it is based on the earlier Texas Instruments 10Mb physical layer devices. The following pins are used in SNI mode:

- TX CLK
- TX_EN
- TXD 0
- RX_CLK
- RXD 0
- CRS
- COL

4.4 AUTO_MDIX Setting

Auto_MDIX removes cabling complications and simplifies end customer applications by allowing either a straight or a cross-over cable to be used without changing the system configuration. Auto_MDIX is enabled by default in the DP83848C/I/YB. In order to disable Auto_MDIX, pin 41 (RX_ER) should be pulled to ground using a 2.2 K Ω resistor. When enabled, this function utilizes Auto_Negotiation to determine the proper configuration for transmission and reception of data and subsequently selects the appropriate MDI pair for MDI/MDIX operation.



www.ti.com References




Figure 5. Auto_MDIX Operation

4.5 Energy Detect

Energy detect facilitates flexible and automatic power management based on detection of a signal on the cable. This enables an application to use an absolute minimum amount of power over time. Energy detect functionality is controlled via the Energy Detect Control Register (EDCR), address 0x1Dh. When energy detect is enabled and there is no activity on the cable, DP83848C/I/YB will remain in a low power mode while monitoring the receive pair in the transmission line. Activity on the line will cause the DP83848C/I/YB to return to the normal power mode.

4.6 CLK to MAC Output

DP83848C/I/YB offers a clock output of 25 MHz that can be routed directly to the MAC and act as the MAC reference clock, eliminating the need, and hence space and cost, of an additional MAC clock source.

4.7 Power Down/Interrupt

DP83848C/I/YB offers a separate pin to indicate an interrupt based on various criteria defined by MISR and MICR registers. In DP83848C/I/YB, the PWR_DOWN/INT pin (pin 7) may be asserted low to put the device in a power down state. In the Interrupt mode, this pin is an open drain output and will be asserted low when an interrupt condition occurs. It is recommended to use an external pull_up resistor for proper operation of this function.

5 References

- DP83848C PHYTER Commercial Temperature Single Port 10/100 Mb/s Ethernet Physical Layer Transceiver Data Sheet (SNOSAT2)
- DP83848I PHYTER Industrial Temperature Single Port 10/100 Mb/s Ethernet Physical Layer Transceiver Data Sheet (SNLS207)
- DP83848YB PHYTER Extreme Temperature Single Port 10/100 Mb/s Ethernet Physical Layer Transceiver Data Sheet (SNLS208)
- DP83847 DsPHYTER II Single 10/100 Ethernet Transceiver Data Sheet (SNLS157)



Appendix A Pinmap

Table 8. Pinmap

| DP83848C/I/YB Signal Name | DP83848C/I/YB Pin No. | DP83847 Pin No. | Description |
|---------------------------|-----------------------|-----------------|---------------------|
| MII Interface Pins | | | 1 |
| MDC | 31 | 25 | MGMT DATA CLOCK |
| MDIO | 30 | 24 | MGMT DATA I/O |
| RXD0:3/PHYAD1:4 | 43,44,45,46 | 30,29,27,26 | MII RX DATA |
| RX_CLK | 38 | 32 | MII RX CLOCK |
| RX_ER/MDIX_EN | 41 | 33 | MII RX ERROR |
| RX_DV/MII_MODE | 39 | 31 | MII RX DATA VALID |
| TXD0:3 | 3,4,5,6 | 38,39,40,41 | MII TX DATA |
| TX_CLK | 1 | 36 | MII TX CLOCK |
| TX_EN | 2 | 37 | MII TX ENABLE |
| TX_ER | n/a | 35 | MII TX ERROR |
| COL/PHYAD0 | 42 | 43 | MII COL DETECT |
| CRS/LED_CFG | 40 | 45 | MII CARRIER SENSE |
| PMD Interface Pins | ı L | | |
| RD-/+ | 13,14 | 6,7 | RX DATA |
| TD-/+ | 16,17 | 11,10 | TX DATA |
| Clock Interface Pins | <u> </u> | | |
| X1 | 34 | 49 | XTAL/OSC INPUT |
| X2 | 33 | 48 | XTAL OUTPUT |
| LED Interface Pins | 1 | | |
| LED_ACT/COL/AN_EN | 26 | 22 | COL LED STATUS |
| LED_ACT/COL/AN_EN | 26 | 23 | DUPLEX LED STATUS |
| LED_LINK/AN_0 | 28 | 21 | LINK LED STATUS |
| LED_SPEED/AN_1 | 27 | 18 | SPEED LED STATUS |
| LED_ACT/COL/AN_EN | 26 | n/a | ACT LED STATUS |
| LED_RX/PHYAD4 | n/a | 19 | RX ACTIVITY LED |
| LED_TX/PHYAD3 | n/a | 20 | TX ACTIVITY LED |
| Reset Function Pin | • | | |
| RESET_N | 29 | 46 | RESET |
| Strap Pins | | | |
| PHYAD0:4 | 42,43,44,45,46 | 23,22,21,20,19 | PHY ADDRESS |
| MDIX_EN/RX_ER | 41 | n/a | AUTO MDIX ENABLE |
| MII_MODE/RX_DV | 39 | n/a | MII MODE SELECT |
| SNI_MODE | 6 | n/a | MII MODE SELECT |
| LED_CFG/CRS | 40 | 45 | LED CONFIGURATION |
| PAUSE_EN/RX_ER | n/a | 33 | PAUSE ENABLE |
| Bias Function Pins | - | | |
| RBIAS | 24 | 3 | BIAS RES CONNECTION |
| C1 | n/a | 42 | REF BYPASS CAP |
| Test Mode Pins | <u> </u> | | |
| AN_0/LED_LINK | 28 | 15 | TEST MODE SELECT |
| AN_1/LED_SPEED | 27 | 16 | TEST MODE SELECT |
| AN_EN/LED_ACT/COL | 26 | 17 | TEST MODE SELECT |



www.ti.com Appendix A

Table 8. Pinmap (continued)

| DP83848C/I/YB Signal Name | DP83848C/I/YB Pin No. | DP83847 Pin No. | Description | | | | |
|---------------------------|-----------------------|---|---------------------|--|--|--|--|
| Special Function Pins | | | | | | | |
| 25MHz_OUT | 25 | n/a | 25 MHz CLOCK OUTPUT | | | | |
| PWR_DOWN/INT | 7 | n/a | POWER DOWN/INT | | | | |
| PFBIN1:2 | 18,37 | n/a | POWER FEEDBACK IN | | | | |
| PFBOUT | 23 | n/a | POWER FEEDBACK OUT | | | | |
| Supply Pins | Supply Pins | | | | | | |
| VDD | 22,32,48 | 14,28,56, 57,59,63 | 3.3V | | | | |
| GND | 15,19,35,36,47 | 58,60,62,64,65 | GROUND | | | | |
| Reserved Pins | | | | | | | |
| RESERVED | 8,9,10,11,12,20 | 1,2,4, 5,8,9, 12,13,34, 44,47,50, 51,52,53, 54,55, 61 | RES | | | | |



Appendix B Register Differences

This section covers differences between the registers in DP83848C/I/YB and DP83847 that are applicable to the software configuration of these devices.

All the IEEE specified registers of Texas Instruments physical layer devices comply with the respective IEEE standards. Only vendor specific registers have functions that may vary from device to device. If none of the vendor specific registers are modified for operation in the system application, the devices will have similar operation. In designs that do access or adjust any of these optional registers, the system may use the PHY_ID register, offset 03h, to detect which device is being used and make the appropriate changes in settings of device registers. Specific functions of these vendor defined registers, may be available in another register, or possibly in a different bit within the same register location. For additional information or more specific definitions, see the applicable data sheet(s).

- DP83848C PHYTER Commercial Temperature Single Port 10/100 Mb/s Ethernet Physical Layer Transceiver Data Sheet (SNOSAT2)
- DP83848I PHYTER Industrial Temperature Single Port 10/100 Mb/s Ethernet Physical Layer Transceiver Data Sheet (SNLS207)
- DP83848YB PHYTER Extreme Temperature Single Port 10/100 Mb/s Ethernet Physical Layer Transceiver Data Sheet (SNLS208)
- DP83847 DsPHYTER II Single 10/100 Ethernet Transceiver Data Sheet (SNLS157)

Table 9. Register Bit Definitions

| Register Address | Register Name | Register Description | Device | | |
|---------------------|------------------|-------------------------------------|--|---|----------------------|
| Hex | | | DP83848C/I/YB | DP83847 | |
| 00h | BMCR | Basic Mode Control | Bit 15 – Reset (See Section Section 3.6 for the difference in software reset) | Bit 15 – Reset (See Section Section 3.6 for the difference in software reset) | |
| 03h | PHYIDR2 | PHY ID 2 | 5C90h | 5C30h | |
| 04h | ANAR | Auto-Neg Adv | Bit 11 - ASM_DIR | Bit 11 - Res | |
| 05h | ANLPAR | Auto-Neg Link Partner | Bit 11 - ASM_DIR | Bit 10 and 11 - Res | |
| USH | ANLPAR | Ability | Bit 10 - Pause | Bit 10 and 11 - Res | |
| 10h | PHYSTS | PHY Status | Bit 14 MDI-X mode | Bit 14 Res | |
| 1011 | PH1313 | PHY Status | Bit 7 MII Interrupt | Bit 7 - Res | |
| 11h | MICR | MII Interrupt Control | Register to control test Interrupt, Interrupt Enable and Interrupt Output Enable | Res | |
| 12h | MISR | Mll Interrupt Status | Register for Interrupt enable and status | Res | |
| | | | Bit 12 Res | Bit 12 BYP_4B5B | |
| | PCSR | PCSR PCS Sub-Layer cfg a | SR PCS Sub-Layer cfg and | Bit 11 Res | But 11 FREE_CLK |
| 16h | | | | Bit 7 DESC_TIME | Bit 7 Res |
| | | | 0.0 | Bit 1 Res | Bit 1 SCRAM_BYPASS |
| | | | | Bit 0 Res | Bit 0 DESCRAM_BYPASS |
| 17h | RBR | RMII and Bypass | Configure or bypass RMii mode | Res | |
| 18h | LEDCR | LED Direct Control | Control LED outputs | Res | |
| 19h | PHYCR | PHY Control | Register changes (See datasheet) | Register changes (See datasheet) | |
| 1Ah | 10BTSCR | 10BTSCR 10 Base-T Status/Control | Bit 15 10BT serial | Bit 15:9 - Res | |
| | | | Bits 14 to 12 Res | | |
| | | Status/Control | Bits 11:9 - SQUELCH | | |
| 1Bh | CDCTRL1 | CD Test Control | Register changes (See datasheet) | Register changes (See datasheet) | |
| 1Dh | EDCR | Energy Detect Control | Enable and control Energy Detect | Res | |



www.ti.com Appendix B

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>