

LMK5B12204 Programmer's Guide

User's Guide



Literature Number: SNAU256A
JUNE 2020 – REVISED JULY 2025



This programming guide lists the device registers of the LMK5B12204.

Table of Contents



1 Device Registers.....	7
2 Revision History.....	128

Trademarks

All trademarks are the property of their respective owners.

This page intentionally left blank.

Chapter 1

Device Registers



[Table 1-1](#) lists the memory-mapped registers for the Device registers. All register offset addresses not listed in [Table 1-1](#) should be considered as reserved locations and the register contents should not be modified.

Table 1-1. DEVICE Registers

Offset	Acronym	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x0	R0	VNDRID_15:8							
0x1	R1	VNDRID							
0x2	R2	PRODID							
0x3	R3	REVID							
0x4	R4	PRTID_31:24							
0x5	R5	PRTID_23:16							
0x6	R6	PRTID_15:8							
0x7	R7	PRTID							
0x8	R8	RESERVED	HW_SW_CTRL_MODE	RESERVED			OP_MODE		
0xA	R10	I2C_ADDR_GPIO1_SW					RESERVED		
0xB	R11	EEREV							
0xC	R12	RESET_SW	SYNC_SW	RESERVED	SYNC_AUTO_A_PLL	SYNC_MUTE	RESERVED	PLLSTRTMODE	RESERVED
0xD	R13	RESERVED			LOS_FDET_XO	LOL_PLL2	LOL_PLL1	RESERVED	LOS_XO
0xE	R14	LOPL_DPLL	LOFL_DPLL	HIST	HLDOVR	REFSWITCH	LOR_MISSCLK	LOR_FREQ	LOR_AMP
0xF	R15	RESERVED			LOS_FDET_XO_MASK	LOL_PLL2_MASK_K	LOL_PLL1_MASK_K	RESERVED	LOS_XO_MASK
0x10	R16	LOPL_DPLL_MASK	LOFL_DPLL_MASK	HIST_MASK	HLDOVR_MASK	REFSWITCH_MASK	LOR_MISSCLK_MASK	LOR_FREQ_MASK	LOR_AMP_MASK
0x11	R17	RESERVED			LOS_FDET_XO_POL	LOL_PLL2_POL	LOL_PLL1_POL	RESERVED	LOS_XO_POL

Table 1-1. DEVICE Registers (continued)

Offset	Acronym	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x12	R18	LOPL_DPLL_PO L	LOFL_DPLL_PO L	HIST_POL	HLDOVR_POL	REFSWITCH_P OL	LOR_MISSCLK_ POL	LOR_FREQ_PO L	LOR_AMP_POL
0x13	R19	RESERVED			LOS_FDET_XO_ INTR	LOL_PLL2_INTR	LOL_PLL1_INTR	RESERVED	LOS_XO_INTR
0x14	R20	LOPL_DPLL_INT R	LOFL_DPLL_INT R	HIST_INTR	HLDOVR_INTR	REFSWITCH_IN TR	LOR_MISSCLK_I NTR	LOR_FREQ_INT R	LOR_AMP_INTR
0x15	R21	RESERVED						INT_AND_OR	INT_EN
0x16	R22	RESERVED						STAT1_POL	STAT0_POL
0x19	R25	RESERVED	CH3_MUTE	CH2_MUTE	RESERVED		CH1_MUTE	CH0_MUTE	RESERVED
0x1D	R29	RESERVED			MUTE_APLL2_L OCK	RESERVED	MUTE_DPLL_PH LOCK	MUTE_DPLL_FR LOCK	MUTE_APLL1_L OCK
0x27	R39	RESERVED							APLL1_DEN_MO DE
0x28	R40	RESERVED				SECREF_DC_M ODE	PRIREF_DC_MO DE	RESERVED	APLL2_DEN_MO DE
0x2B	R43	RESERVED							XO_DRV_APLL2 _EN
0x2D	R45	RESERVED						SECREF_BUF_ MODE	PRIREF_BUF_M ODE
0x2F	R47	PLL2_RCLK_SE L	RESERVED						
0x30	R48	RESERVED	STAT0_SEL						
0x31	R49	RESERVED	STAT1_SEL						
0x32	R50	RESERVED			CH3_PD	CH2_PD	RESERVED	CH1_PD	CH0_PD
0x33	R51	CH0_MUX		RESERVED					
0x34	R52	RESERVED		OUT0_SEL		OUT0_MODE1		OUT0_MODE2	
0x35	R53	OUT0_DIV							
0x36	R54	CH1_MUX		OUT1_SEL		OUT1_MODE1		OUT1_MODE2	
0x38	R56	OUT1_DIV							
0x3B	R59	CH2_MUX		OUT2_SEL		OUT2_MODE1		OUT2_MODE2	
0x3C	R60	OUT2_DIV							
0x3D	R61	CH3_MUX		OUT3_SEL		OUT3_MODE1		OUT3_MODE2	
0x3E	R62	OUT3_DIV							
0x46	R70	RESERVED					PLL2_P2_SYNC _EN	PLL2_P1_SYNC _EN	PLL1_P1_SYNC _EN

Table 1-1. DEVICE Registers (continued)

Offset	Acronym	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x47	R71	RESERVED			CH3_SYNC_EN	CH2_SYNC_EN	RESERVED	CH1_SYNC_EN	CH0_SYNC_EN
0x48	R72	RESERVED			CH3_ACT	CH2_ACT	RESERVED	CH1_ACT	CH0_ACT
0x49	R73	RESERVED						REF_BYPASS_EN	REF_BYPASS_SEL
0x4A	R74	RESERVED							PLL1_PDN
0x4B	R75	RESERVED					PLL1_VM_BYP	PLL1_CP	
0x4C	R76	RESERVED					PLL1_P1		
0x4D	R77	RESERVED				PLL1_DISABLE_3RD4TH			
0x50	R80	BAW_LOCK	BAW_LOCK_PPM_MAX_14:8						
0x51	R81	BAW_LOCK_PPM_MAX							
0x52	R82	RESERVED		BAW_LOCK_CNTSTRT_29:24					
0x53	R83	BAW_LOCK_CNTSTRT_23:16							
0x54	R84	BAW_LOCK_CNTSTRT_15:8							
0x55	R85	BAW_LOCK_CNTSTRT							
0x56	R86	RESERVED		BAW_LOCK_VCO_CNTSTRT_29:24					
0x57	R87	BAW_LOCK_VCO_CNTSTRT_23:16							
0x58	R88	BAW_LOCK_VCO_CNTSTRT_15:8							
0x59	R89	BAW_LOCK_VCO_CNTSTRT							
0x5A	R90	RESERVED	BAW_UNLK_PPM_MAX_14:8						
0x5B	R91	BAW_UNLK_PPM_MAX							
0x5C	R92	RESERVED		BAW_UNLK_CNTSTRT_29:24					
0x5D	R93	BAW_UNLK_CNTSTRT_23:16							
0x5E	R94	BAW_UNLK_CNTSTRT_15:8							
0x5F	R95	BAW_UNLK_CNTSTRT							
0x60	R96	RESERVED		BAW_UNLK_VCO_CNTSTRT_29:24					
0x61	R97	BAW_UNLK_VCO_CNTSTRT_23:16							
0x62	R98	BAW_UNLK_VCO_CNTSTRT_15:8							
0x63	R99	BAW_UNLK_VCO_CNTSTRT							
0x64	R100	PLL2_RDIV_SEC					PLL2_RDIV_PRE		PLL2_PDN
0x65	R101	RESERVED						PLL2_CP	
0x66	R102	RESERVED	PLL2_P2			RESERVED	PLL2_P1		
0x67	R103	RESERVED				PLL2_DISABLE_3RD4TH			

Table 1-1. DEVICE Registers (continued)

Offset	Acronym	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x6A	R106	RESERVED				PLL1_NDLYDIV_11:8			
0x6B	R107	RESERVED				PLL1_NDIV_11:8			
0x6C	R108	RESERVED				PLL1_NUM_39:32			
0x6D	R109	RESERVED				PLL1_NUM_31:24			
0x6E	R110	RESERVED				PLL1_NUM_23:16			
0x6F	R111	RESERVED				PLL1_NUM_15:8			
0x70	R112	RESERVED				PLL1_NUM			
0x71	R113	RESERVED				RESERVED			
0x72	R114	RESERVED				RESERVED			
0x74	R116	RESERVED				RESERVED			
0x75	R117	RESERVED				RESERVED			
0x76	R118	RESERVED				RESERVED			
0x77	R119	RESERVED				RESERVED			
0x78	R120	RESERVED				RESERVED			
0x79	R121	RESERVED				RESERVED			
0x7B	R123	RESERVED				RESERVED			
0x7C	R124	RESERVED				RESERVED			
0x7D	R125	RESERVED				RESERVED			
0x7E	R126	RESERVED				RESERVED			
0x7F	R127	RESERVED				RESERVED			
0x81	R129	RESERVED				RESERVED			
0x82	R130	RESERVED				RESERVED			
0x83	R131	RESERVED				RESERVED			
0x84	R132	RESERVED				RESERVED			
0x85	R133	RESERVED				RESERVED			
0x86	R134	RESERVED				RESERVED			
0x87	R135	RESERVED				RESERVED			
0x88	R136	RESERVED				RESERVED			
0x89	R137	RESERVED				RESERVED			
0x8A	R138	RESERVED				RESERVED			
0x8C	R140	RESERVED				RESERVED			
0x8D	R141	RESERVED				RESERVED			

Table 1-1. DEVICE Registers (continued)

Offset	Acronym	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x8E	R142	RESERVED		PLL2_LF_R3					
0x8F	R143	RESERVED		PLL2_LF_R4					
0x90	R144	RESERVED	PLL2_LF_C4			RESERVED	PLL2_LF_C3		
0x91	R145	RESERVED					XO_TIMER		
0x9B	R155	NVMSCRC							
0x9C	R156	NVMCNT							
0x9D	R157	RESERVED	REGCOMMIT	NVMCRCERR	RESERVED	NVMCOMMIT	NVMBUSY	RESERVED	
0x9E	R158	NVMLCRC							
0xA0	R160	MEMADR							
0xA1	R161	NVMDAT							
0xA2	R162	RAMDAT							
0xA4	R164	NVMUNLK							
0xA8	R168	RESERVED					DPLL_PHASE_L OCK	DPLL_LOCK	RESERVED
0xB4	R180	RESERVED		DPLL_TUNING_FREE_RUN_37:32					
0xB5	R181	DPLL_TUNING_FREE_RUN_31:24							
0xB6	R182	DPLL_TUNING_FREE_RUN_23:16							
0xB7	R183	DPLL_TUNING_FREE_RUN_15:8							
0xB8	R184	DPLL_TUNING_FREE_RUN							
0xB9	R185	RESERVED							DPLL_REF_HIST _EN
0xBA	R186	RESERVED			DPLL_REF_HISTCNT				
0xBB	R187	RESERVED	DPLL_REF_HISTDLY_30:24						
0xBC	R188	DPLL_REF_HISTDLY_23:16							
0xBD	R189	DPLL_REF_HISTDLY_15:8							
0xBE	R190	DPLL_REF_HISTDLY							
0xBF	R191	RESERVED						REF_DPLL_DBL R_EN	REF_DPLL_EN
0xC0	R192	DETECT_MODE_SECREP		DETECT_MODE_PRIREF		SECREP_LVL_SEL		PRIREF_LVL_SEL	
0xC1	R193	RESERVED		PRIREF_EARLY _DET_EN	PRIREF_PH_VA LID_EN	PRIREF_VALTM R_EN	PRIREF_PPM_E N	PRIREF_MISSC LK_EN	PRIREF_AMPDE T_EN
0xC2	R194	RESERVED		SECREP_EARLY _DET_EN	SECREP_PH_VA LID_EN	SECREP_VALTM R_EN	SECREP_PPM_ EN	SECREP_MISSC LK_EN	SECREP_AMPD ET_EN
0xC3	R195	RESERVED		PRIREF_MISSCLK_DIV_21:16					

Table 1-1. DEVICE Registers (continued)

Offset	Acronym	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xC4	R196	PRIREF_MISSCLK_DIV_15:8							
0xC5	R197	PRIREF_MISSCLK_DIV							
0xC6	R198	RESERVED		SECREF_MISSCLK_DIV_21:16					
0xC7	R199	SECREF_MISSCLK_DIV_15:8							
0xC8	R200	SECREF_MISSCLK_DIV							
0xC9	R201	RESERVED						SECREF_WIND OW_DET_DBLR _EN	PRIREF_WINDO W_DET_DBLR _EN
0xCA	R202	RESERVED		PRIREF_EARLY_CLK_DIV_21:16					
0xCB	R203	PRIREF_EARLY_CLK_DIV_15:8							
0xCC	R204	PRIREF_EARLY_CLK_DIV							
0xCD	R205	RESERVED		SECREF_EARLY_CLK_DIV_21:16					
0xCE	R206	SECREF_EARLY_CLK_DIV_15:8							
0xCF	R207	SECREF_EARLY_CLK_DIV							
0xD0	R208	RESERVED	PRIREF_PPM_MIN_14:8						
0xD1	R209	PRIREF_PPM_MIN							
0xD2	R210	RESERVED	PRIREF_PPM_MAX_14:8						
0xD3	R211	PRIREF_PPM_MAX							
0xD4	R212	RESERVED	SECREF_PPM_MIN_14:8						
0xD5	R213	SECREF_PPM_MIN							
0xD6	R214	RESERVED	SECREF_PPM_MAX_14:8						
0xD7	R215	SECREF_PPM_MAX							
0xD8	R216	RESERVED				SECREF_PPMDIV		PRIREF_PPMDIV	
0xD9	R217	RESERVED				PRIREF_CNTSTRT_27:24			
0xDA	R218	PRIREF_CNTSTRT_23:16							
0xDB	R219	PRIREF_CNTSTRT_15:8							
0xDC	R220	PRIREF_CNTSTRT							
0xDD	R221	RESERVED				PRIREF_HOLD_CNTSTRT_27:24			
0xDE	R222	PRIREF_HOLD_CNTSTRT_23:16							
0xDF	R223	PRIREF_HOLD_CNTSTRT_15:8							
0xE0	R224	PRIREF_HOLD_CNTSTRT							
0xE1	R225	RESERVED				SECREF_CNTSTRT_27:24			
0xE2	R226	SECREF_CNTSTRT_23:16							

Table 1-1. DEVICE Registers (continued)

Offset	Acronym	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xE3	R227	SECREP_CNTSTRT_15:8							
0xE4	R228	SECREP_CNTSTRT							
0xE5	R229	RESERVED				SECREP_HOLD_CNTSTRT_27:24			
0xE6	R230	SECREP_HOLD_CNTSTRT_23:16							
0xE7	R231	SECREP_HOLD_CNTSTRT_15:8							
0xE8	R232	SECREP_HOLD_CNTSTRT							
0xE9	R233	RESERVED			PRIREFVLDTMR				
0xEA	R234	RESERVED			SECREPVLDTMR				
0xEB	R235	RESERVED	PRIREF_PH_VALID_CNT_30:24						
0xEC	R236	PRIREF_PH_VALID_CNT_23:16							
0xED	R237	PRIREF_PH_VALID_CNT_15:8							
0xEE	R238	PRIREF_PH_VALID_CNT							
0xEF	R239	RESERVED	SECREP_PH_VALID_CNT_30:24						
0xF0	R240	SECREP_PH_VALID_CNT_23:16							
0xF1	R241	SECREP_PH_VALID_CNT_15:8							
0xF2	R242	SECREP_PH_VALID_CNT							
0xF3	R243	RESERVED		PRIREF_PH_VALID_THR					
0xF4	R244	RESERVED		SECREP_PH_VALID_THR					
0xF9	R249	RESERVED		DPLL_SECREP_AUTO_PRTY		RESERVED		DPLL_PRIREF_AUTO_PRTY	
0xFC	R252	RESERVED			DPLL_FASTLOC_K_ALWAYS	RESERVED	DPLL_HLDOVR_MODE	RESERVED	DPLL_LOOP_EN
0x101	R257	DPLL_PRIREF_RDIV							
0x103	R259	DPLL_SECREP_RDIV							
0x11E	R286	RESERVED						DPLL_REF_TMR_FL1_9:8	
0x11F	R287	DPLL_REF_TMR_FL1							
0x120	R288	RESERVED						DPLL_REF_TMR_FL2_9:8	
0x121	R289	DPLL_REF_TMR_FL2							
0x122	R290	RESERVED						DPLL_REF_TMR_LCK_9:8	
0x123	R291	DPLL_REF_TMR_LCK							
0x130	R304	RESERVED				DPLL_REF_FB_PRE_DIV			
0x131	R305	RESERVED		DPLL_REF_FB_DIV_29:24					
0x132	R306	DPLL_REF_FB_DIV_23:16							

Table 1-1. DEVICE Registers (continued)

Offset	Acronym	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x133	R307	DPLL_REF_FB_DIV_15:8							
0x134	R308	DPLL_REF_FB_DIV							
0x135	R309	DPLL_REF_NUM_39:32							
0x136	R310	DPLL_REF_NUM_31:24							
0x137	R311	DPLL_REF_NUM_23:16							
0x138	R312	DPLL_REF_NUM_15:8							
0x139	R313	DPLL_REF_NUM							
0x13A	R314	DPLL_REF_DEN_39:32							
0x13B	R315	DPLL_REF_DEN_31:24							
0x13C	R316	DPLL_REF_DEN_23:16							
0x13D	R317	DPLL_REF_DEN_15:8							
0x13E	R318	DPLL_REF_DEN							
0x140	R320	RESERVED	DPLL_REF_LOCKDET_PPM_MAX_14:8						
0x141	R321	DPLL_REF_LOCKDET_PPM_MAX							
0x142	R322	RESERVED			DPLL_REF_LOCKDET_CNTSTRT_29:24				
0x143	R323	DPLL_REF_LOCKDET_CNTSTRT_23:16							
0x144	R324	DPLL_REF_LOCKDET_CNTSTRT_15:8							
0x145	R325	DPLL_REF_LOCKDET_CNTSTRT							
0x146	R326	RESERVED			DPLL_REF_LOCKDET_VCO_CNTSTRT_29:24				
0x147	R327	DPLL_REF_LOCKDET_VCO_CNTSTRT_23:16							
0x148	R328	DPLL_REF_LOCKDET_VCO_CNTSTRT_15:8							
0x149	R329	DPLL_REF_LOCKDET_VCO_CNTSTRT							
0x14A	R330	RESERVED	DPLL_REF_UNLOCKDET_PPM_MAX_14:8						
0x14B	R331	DPLL_REF_UNLOCKDET_PPM_MAX							
0x14D	R333	PLL2_DEN_23:16							
0x14E	R334	PLL2_DEN_15:8							
0x14F	R335	PLL2_DEN							
0x150	R336	RESERVED			DPLL_REF_UNLOCKDET_VCO_CNTSTRT_29_24				
0x151	R337	DPLL_REF_UNLOCKDET_VCO_CNTSTRT_23_16							
0x152	R338	DPLL_REF_UNLOCKDET_VCO_CNTSTRT_15_8							
0x153	R339	PLL1_24b_NUM_MSB							
0x15A	R346	RESERVED							DPLL_FDEV_EN

Table 1-1. DEVICE Registers (continued)

Offset	Acronym	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x15B	R347	RESERVED		DPLL_FDEV_37:32					
0x15C	R348					DPLL_FDEV_31:24			
0x15D	R349					DPLL_FDEV_23:16			
0x15E	R350					DPLL_FDEV_15:8			
0x15F	R351					DPLL_FDEV			

Complex bit access types are encoded to fit into small table cells. [Table 1-2](#) shows the codes that are used for access types in this section.

Table 1-2. Device Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
WSC	W	Write
Reset or Default Value		
-n		Value after reset or the default value

1.1 R0 (Offset = 0x0)

Return to the [Summary Table](#).

Table 1-3. R0 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	VNDRID_15:8	R	0x10	Bits 15:8 of VNDRID

1.2 R1 (Offset = 0x1)

Return to the [Summary Table](#).

Table 1-4. R1 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	VNDRID	R	0xB	Vendor Identification Number Unique 16-bit number assigned to chip vendors.

1.3 R2 (Offset = 0x2)

Return to the [Summary Table](#).

Table 1-5. R2 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PRODID	R	0x35	Product Identification Number Unique 8-bit number used to identify the LMK5B12204.

1.4 R3 (Offset = 0x3)

Return to the [Summary Table](#).

Table 1-6. R3 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	REVID	R	0x2A	Device Revision Number Used to identify the mask-set revision.

1.5 R4 (Offset = 0x4)

Return to the [Summary Table](#).

Table 1-7. R4 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PRTID_31:24	R	0x4	Bits 31:24 of PRTID

1.6 R5 (Offset = 0x5)

Return to the [Summary Table](#).

Table 1-8. R5 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PRTID_23:16	R	0xE	Bits 23:16 of PRTID

1.7 R6 (Offset = 0x6)

Return to the [Summary Table](#).

Table 1-9. R6 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PRTID_15:8	R	0x17	Bits 15:8 of PRTID

1.8 R7 (Offset = 0x7)

Return to the [Summary Table](#).

Table 1-10. R7 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PRTID	R	0x0	Part Identification Number 32-bit number used to serialize individual LMK5B12204 devices. Factory programmed. Cannot be modified by the user.

1.9 R8 (Offset = 0x8)

Return to the [Summary Table](#).

Table 1-11. R8 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0x0	Reserved
6	HW_SW_CTRL_MODE	R	0x0	HW_SW_CTRL Pin Configuration Reflects the values sampled on the HW_SW_CTRL pin during device power-on reset (POR). 0x0 = Soft Pin Mode 0x1 = Hard Pin Mode
5:3	RESERVED	R	0x0	Reserved
2:0	OP_MODE	R	0x2	Operating Mode The OP_MODE fields reflects the device operating mode as determined by the input levels on the HW_SW_CTRL, STATUS0, and STATUS1 pins respectively during POR. 0x0 = Reserved 0x1 = Reserved 0x2 = EEPROM + I2C, Soft pin mode [HW_SW_CTRL=0, STATUS0=X, STATUS1=X] 0x3 = ROM + I2C, Hard pin mode [HW_SW_CTRL=1, STATUS0=X, STATUS1=X] 0x4 = EEPROM + SPI, Soft pin mode [HW_SW_CTRL=F, STATUS0=F, STATUS1=F]

1.10 R10 (Offset = 0xA)

Return to the [Summary Table](#).

Table 1-12. R10 Field Descriptions

Bit	Field	Type	Reset	Description
7:3	I2C_ADDR_GPIO1_SW	R	0x19	7-bit I2C Target Address The five MSBs (base address bits) are programmable in EEPROM, which is 11001b for generic factory devices. The two LSBs are determined by control input pin levels. When the HW_SW_CTRL pin is 1, the two LSBs are fixed to 00b. When the HW_SW_CTRL pin is 0, the 2 LSBs are determined the GPIO1 input state (3-level) during POR. 0x0 = 0x00 + GPIO1 0x1 = 0x04 + GPIO1 0x2 = 0x08 + GPIO1 0x3 = 0x0C + GPIO1 0x4 = 0x10 + GPIO1 0x5 = 0x14 + GPIO1 0x6 = 0x18 + GPIO1 0x7 = 0x1C + GPIO1 0x8 = 0x20 + GPIO1 0x9 = 0x24 + GPIO1 0xA = 0x28 + GPIO1 0xB = 0x2C + GPIO1 0xC = 0x30 + GPIO1 0xD = 0x34 + GPIO1 0xE = 0x38 + GPIO1 0xF = 0x3C + GPIO1 0x10 = 0x40 + GPIO1 0x11 = 0x44 + GPIO1 0x12 = 0x48 + GPIO1 0x13 = 0x4C + GPIO1 0x14 = 0x50 + GPIO1 0x15 = 0x54 + GPIO1 0x16 = 0x58 + GPIO1 0x17 = 0x5C + GPIO1 0x18 = 0x60 + GPIO1 0x19 = 0x64 + GPIO1 0x1A = 0x68 + GPIO1 0x1B = 0x6C + GPIO1 0x1C = 0x70 + GPIO1 0x1D = 0x74 + GPIO1 0x1E = 0x78 + GPIO1 0x1F = 0x7C + GPIO1
2:0	RESERVED	R	0x0	Reserved

1.11 R11 (Offset = 0xB)

Return to the [Summary Table](#).

Table 1-13. R11 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	EEREV	R	0x0	EEPROM Image Revision ID The ID value is automatically retrieved from EEPROM at boot-up and reflected in the EEREV register. The register can only be modified through the SRAM and EEPROM programming using the Direct Writes Method, refer to the datasheet for more details.

1.12 R12 (Offset = 0xC)

Return to the [Summary Table](#).

Table 1-14. R12 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESET_SW	R/W	0x0	Software reset, also known as the APLL recalibration bit Writing a 1 will cause the device to re-initiate the PLL Initialization Sequence, which can cause a momentary interruption on the output clocks, refer to the datasheet for more details. The user register configuration remains unchanged after issuing a software reset. The bit is not self-clearing and must be toggled (0 --> 1 --> 0) to issue the software reset. It is recommended to trigger a software reset after modifying the APLL registers post boot-up. The reset is not necessary after modifying the output channel divider and output format registers.
6	SYNC_SW	R/W	0x0	Output Synchronization (SYNC) Assert bit
5	RESERVED	R	0x0	Reserved
4	SYNC_AUTO_APLL	R/W	0x1	Enable Automatic Output SYNC after PLL lock
3	SYNC_MUTE	R/W	0x1	Determines if the output drivers are muted during a SYNC event 0x0 = Do not mute any outputs during SYNC 0x1 = Mute all outputs during SYNC
2	RESERVED	R	0x0	Reserved
1	PLLSTRTMODE	R/W	0x1	PLL Startup Mode . When using cascade mode, PLL1 is fixed to a center value while PLL2 locks. Then PLL1 performs final lock. Recommended Setting is 0x1. 0x0 = Independent 0x1 = Cascade: PLL2 then PLL1.
0	RESERVED	R	0x0	Reserved

1.13 R13 (Offset = 0xD)

Return to the [Summary Table](#).

Table 1-15. R13 Field Descriptions

Bit	Field	Type	Reset	Description
7:5	RESERVED	R	0x0	Reserved

Table 1-15. R13 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	LOS_FDET_XO	R	0x0	Loss of source freq detection XO
3	LOL_PLL2	R	0x1	Loss of Lock APLL2
2	LOL_PLL1	R	0x0	Loss of Lock APLL1
1	RESERVED	R	0x0	Reserved
0	LOS_XO	R	0x0	Loss of source XO

1.14 R14 (Offset = 0xE)

Return to the [Summary Table](#).

Table 1-16. R14 Field Descriptions

Bit	Field	Type	Reset	Description
7	LOPL_DPLL	R	0x0	Loss of phase lock DPLL
6	LOFL_DPLL	R	0x0	Loss of frequency lock DPLL
5	HIST	R	0x0	Tuning word history update DPLL
4	HLDOVR	R	0x0	Holdover event DPLL
3	REFSWITCH	R	0x0	Reference switchover DPLL
2	LOR_MISSCLK	R	0x0	Loss of active reference missing clock DPLL
1	LOR_FREQ	R	0x0	Loss of active reference frequency DPLL
0	LOR_AMP	R	0x0	Loss of active reference amplitude DPLL

1.15 R15 (Offset = 0xF)

Return to the [Summary Table](#).

Table 1-17. R15 Field Descriptions

Bit	Field	Type	Reset	Description
7:5	RESERVED	R	0x0	Reserved
4	LOS_FDET_XO_MASK	R/W	0x0	Mask Loss of Source Freq Det XO
3	LOL_PLL2_MASK	R/W	0x0	Mask Loss of Lock APLL2
2	LOL_PLL1_MASK	R/W	0x0	Mask Loss of Lock APLL1
1	RESERVED	R	0x0	Reserved
0	LOS_XO_MASK	R/W	0x0	Mask Loss of source XO

1.16 R16 (Offset = 0x10)

Return to the [Summary Table](#).

Table 1-18. R16 Field Descriptions

Bit	Field	Type	Reset	Description
7	LOPL_DPLL_MASK	R/W	0x0	Mask Loss of Phase Lock DPLL
6	LOFL_DPLL_MASK	R/W	0x0	Mask Loss of Freq Lock DPLL
5	HIST_MASK	R/W	0x0	Mask Tuning word history update DPLL
4	HLDOVR_MASK	R/W	0x0	Mask Holdover event DPLL
3	REFSWITCH_MASK	R/W	0x0	Mask Reference switchover DPLL
2	LOR_MISSCLK_MASK	R/W	0x0	Loss of active reference missing clk DPLL
1	LOR_FREQ_MASK	R/W	0x0	Loss of active reference freq DPLL
0	LOR_AMP_MASK	R/W	0x0	Mask Loss of active reference amplitude DPLL

1.17 R17 (Offset = 0x11)

Return to the [Summary Table](#).

Table 1-19. R17 Field Descriptions

Bit	Field	Type	Reset	Description
7:5	RESERVED	R	0x0	Reserved
4	LOS_FDET_XO_POL	R/W	0x1	LOS_FDET_XO Flag Polarity
3	LOL_PLL2_POL	R/W	0x1	LOL_PLL2 Flag Polarity
2	LOL_PLL1_POL	R/W	0x1	LOL_PLL1 Flag Polarity
1	RESERVED	R	0x0	Reserved
0	LOS_XO_POL	R/W	0x1	LOS_XO Flag Polarity

1.18 R18 (Offset = 0x12)

Return to the [Summary Table](#).

Table 1-20. R18 Field Descriptions

Bit	Field	Type	Reset	Description
7	LOPL_DPLL_POL	R/W	0x1	LOPL_DPLL Flag Polarity
6	LOFL_DPLL_POL	R/W	0x1	LOFL_DPLL Flag Polarity
5	HIST_POL	R/W	0x1	HIST Flag Polarity

Table 1-20. R18 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	HLDOVR_POL	R/W	0x1	HLDOVR Flag Polarity
3	REFSWITCH_POL	R/W	0x1	REFSWITCH Flag Polarity
2	LOR_MISSCLK_POL	R/W	0x1	LOR_MISSCLK Flag Polarity
1	LOR_FREQ_POL	R/W	0x1	LOR_FREQ Flag Polarity
0	LOR_AMP_POL	R/W	0x1	LOR_AMP Flag Polarity

1.19 R19 (Offset = 0x13)

Return to the [Summary Table](#).

Table 1-21. R19 Field Descriptions

Bit	Field	Type	Reset	Description
7:5	RESERVED	R	0x0	Reserved
4	LOS_FDET_XO_INTR	R	0x0	LOS_FDET_XO Interrupt Bit is set when an edge of the correct polarity is detected on the LOS_FDET_XO interrupt source. The bit is cleared by writing a 0.
3	LOL_PLL2_INTR	R	0x1	LOL_PLL2 Interrupt Bit is set when an edge of the correct polarity is detected on the LOL_PLL2 interrupt source. The bit is cleared by writing a 0.
2	LOL_PLL1_INTR	R	0x0	LOL_PLL1 Interrupt Bit is set when an edge of the correct polarity is detected on the LOL_PLL1 interrupt source. The bit is cleared by writing a 0.
1	RESERVED	R	0x0	Reserved
0	LOS_XO_INTR	R	0x0	LOS_XO Interrupt Bit is set when an edge of the correct polarity is detected on the LOS_XO interrupt source. The bit is cleared by writing a 0.

1.20 R20 (Offset = 0x14)

Return to the [Summary Table](#).

Table 1-22. R20 Field Descriptions

Bit	Field	Type	Reset	Description
7	LOPL_DPLL_INTR	R	0x0	LOPL_DPLL Interrupt Bit is set when an edge of the correct polarity is detected on the LOPL_DPLL interrupt source. The bit is cleared by writing a 0.

Table 1-22. R20 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6	LOFL_DPLL_INTR	R	0x0	LOFL_DPLL Interrupt Bit is set when an edge of the correct polarity is detected on the LOFL_DPLL interrupt source. The bit is cleared by writing a 0.
5	HIST_INTR	R	0x1	HIST Interrupt Bit is set when an edge of the correct polarity is detected on the HIST interrupt source. The bit is cleared by writing a 0.
4	HLDOVR_INTR	R	0x0	HLDOVR Interrupt Bit is set when an edge of the correct polarity is detected on the HLDOVR interrupt source. The bit is cleared by writing a 0.
3	REFSWITCH_INTR	R	0x0	REFSWITCH Interrupt Bit is set when an edge of the correct polarity is detected on the REFSWITCH interrupt source. The bit is cleared by writing a 0.
2	LOR_MISSCLK_INTR	R	0x0	LOR_MISSCLK Interrupt Bit is set when an edge of the correct polarity is detected on the LOR_MISSCLK interrupt source. The bit is cleared by writing a 0.
1	LOR_FREQ_INTR	R	0x0	LOR_FREQ Interrupt Bit is set when an edge of the correct polarity is detected on the LOR_FREQ interrupt source. The bit is cleared by writing a 0.
0	LOR_AMP_INTR	R	0x0	LOR_AMP Interrupt Bit is set when an edge of the correct polarity is detected on the LOR_AMP interrupt source. The bit is cleared by writing a 0.

1.21 R21 (Offset = 0x15)

Return to the [Summary Table](#).

Table 1-23. R21 Field Descriptions

Bit	Field	Type	Reset	Description
7:2	RESERVED	R	0x0	Reserved
1	INT_AND_OR	R/W	0x0	Interrupt Logical AND or OR Combination 0x0 = OR 0x1 = AND
0	INT_EN	R/W	0x1	Interrupt Enable

1.22 R22 (Offset = 0x16)

Return to the [Summary Table](#).

Table 1-24. R22 Field Descriptions

Bit	Field	Type	Reset	Description
7:2	RESERVED	R	0x0	Reserved
1	STAT1_POL	R/W	0x0	STATUS1 Output Polarity. The STAT1_POL bit defines the polarity of information presented on the STATUS1 output. 0x0 = Active high 0x1 = Active low
0	STAT0_POL	R/W	0x0	STATUS0 Output Polarity. The STAT0_POL bit defines the polarity of information presented on the STATUS0 output. 0x0 = Active high 0x1 = Active low

1.23 R25 (Offset = 0x19)

Return to the [Summary Table](#).

Table 1-25. R25 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0x0	Reserved
6	CH3_MUTE	R/W	0x0	Output 3 Mute Control. Compatible with CH6_MUTE of LMK5318B
5	CH2_MUTE	R/W	0x0	Output 2 Mute Control. Compatible with CH5_MUTE of LMK5318B.
4:3	RESERVED	R	0x0	Reserved
2	CH1_MUTE	R/W	0x0	Output 1 Mute Control. Compatible with CH2_MUTE of LMK5318B.
1	CH0_MUTE	R/W	0x0	Output 0 Mute Control. Compatible with CH1_MUTE of LMK5318B.
0	RESERVED	R	0x0	Reserved

1.24 R29 (Offset = 0x1D)

Return to the [Summary Table](#).

Table 1-26. R29 Field Descriptions

Bit	Field	Type	Reset	Description
7:5	RESERVED	R	0x0	Reserved
4	MUTE_APLL2_LOCK	R/W	0x1	APLL2 mute enabled during PLL lock
3	RESERVED	R	0x0	Reserved
2	MUTE_DPLL_PHLOCK	R/W	0x0	DPLL mute enabled during phase lock
1	MUTE_DPLL_FRLOCK	R/W	0x1	DPLL mute enabled during DPLL frequency lock

Table 1-26. R29 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	MUTE_APLL1_LOCK	R/W	0x1	APLL1 mute enabled during PLL lock

1.25 R39 (Offset = 0x27)

Return to the [Summary Table](#).

Table 1-27. R39 Field Descriptions

Bit	Field	Type	Reset	Description
7:5	RESERVED	R	0x0	Reserved
4:1	RESERVED	R	0x0	Reserved
0	APLL1_DEN_MODE	R/W	0x0	APLL1 denominator mode. 0: Fixed 40-bit APLL1 denominator (chosen if DPLL is enabled) 1: Programmable 24-bit numerator and 24-bit denominator for APLL1 (chosen only in free-running mode where DPLL is powered down)

1.26 R40 (Offset = 0x28)

Return to the [Summary Table](#).

Table 1-28. R40 Field Descriptions

Bit	Field	Type	Reset	Description
7:4	RESERVED	R	0x0	Reserved
3	SECREP_DC_MODE	R/W	0x0	SECREP DC coupled input buffer mode. 0: AC coupled SECREP 1: DC coupled SECREP
2	PRIREF_DC_MODE	R/W	0x0	PRIREF DC coupled input buffer mode. 0: AC coupled PRIREF 1: DC coupled PRIREF
1	RESERVED	R	0x0	Reserved
0	APLL2_DEN_MODE	R/W	0x1	APLL2 denominator mode. 0: Fixed 24-bit APLL2 denominator 1: Programmable 24-bit APLL2 denominator

1.27 R43 (Offset = 0x2B)

Return to the [Summary Table](#).

Table 1-29. R43 Field Descriptions

Bit	Field	Type	Reset	Description
7:1	RESERVED	R	0x0	Reserved
0	XO_DRV_APLL2_EN	R/W	0x0	Select oscillator output to APLL2 reference path

1.28 R45 (Offset = 0x2D)

Return to the [Summary Table](#).

Table 1-30. R45 Field Descriptions

Bit	Field	Type	Reset	Description
7:5	RESERVED	R	0x0	Reserved
4:2	RESERVED	R	0x0	Reserved
1	SECREF_BUF_MODE	R/W	0x1	SECREF buffer mode 0: set input hysteresis to 50mV for AC coupled SECREF, or enable hysteresis for DC coupled SECREF 1: set input hysteresis to 200mV for AC coupled SECREF, or disable hysteresis for DC coupled SECREF
0	PRIREF_BUF_MODE	R/W	0x1	PRIREF buffer mode 0: set input hysteresis to 50mV for AC coupled PRIREF, or enable hysteresis for DC coupled PRIREF 1: set input hysteresis to 200mV for AC coupled PRIREF, or disable hysteresis for DC coupled PRIREF

1.29 R47 (Offset = 0x2F)

Return to the [Summary Table](#).

Table 1-31. R47 Field Descriptions

Bit	Field	Type	Reset	Description
7	PLL2_RCLK_SEL	R/W	0x0	PLL2 Reference clock selection 0x0 = VCO1 - Cascaded Mode (Default) 0x1 = XO
6:4	RESERVED	R	0x0	Reserved
3	RESERVED	R	0x0	Reserved
2:0	RESERVED	R	0x0	Reserved

1.30 R48 (Offset = 0x30)

Return to the [Summary Table](#).

Table 1-32. R48 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0x0	Reserved

Table 1-32. R48 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6:0	STAT0_SEL	R/W	0x50	STATUS0 Indicator Signal Select The output pin state of 1 indicates the status condition is true. 0x0 = XO Input Loss of Signal (LOS) 0x1 = Low 0x2 = Reserved 0x3 = PLL1 Digital Lock Detect (DLD) 0x4 = PLL1 VCO Calibration Active 0x5 = PLL1 N Divider, div-by-2 0x6 = PLL2 Digital Lock Detect (DLD) 0x7 = PLL2 VCO Calibration Active 0x8 = PLL2 N Divider, div-by-2 0x9 = EEPROM Active 0xA = Interrupt (INTR) 0xB = Reserved 0xC = DPLL Phase Lock Detected (LOPL*Inverted Signal of DPLL_LOPL status bit) 0xD = PRIREF Monitor Divider Output, div-by-2 0xE = SECREF Monitor Divider Output, div-by-2 0xF = PLL2 R Divider, div-by-2 0x10 = Reserved 0x11 = PRIREF Amplitude Monitor Fault 0x12 = SECREF Amplitude Monitor Fault 0x13 = Reserved 0x14 = Reserved 0x15 = PRIREF Frequency Monitor Fault 0x16 = SECREF Frequency Monitor Fault 0x17 = Reserved 0x18 = Reserved 0x19 = PRIREF Missing or Early Pulse Monitor Fault 0x1A = SECREF Missing or Early Pulse Monitor Fault 0x1B = Reserved 0x1C = Reserved 0x1D = PRIREF Validation Timer Active 0x1E = SECREF Validation Timer Active 0x1F = Reserved 0x20 = Reserved 0x21 = Reserved 0x22 = Reserved 0x23 = Reserved 0x24 = Reserved 0x25 = PRIREF Phase Validation Monitor Fault 0x26 = SECREF Phase Validation Monitor Fault 0x27 = Reserved 0x28 = Reserved 0x29 = PLL1 Lock Detected (LOL*) 0x2A = PLL2 Lock Detected (LOL*) 0x2B = Reserved

Table 1-32. R48 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0x2C = Reserved 0x2D = Reserved 0x2E = Reserved 0x2F = Reserved 0x30 = Reserved 0x31 = Reserved 0x32 = Reserved 0x33 = Reserved 0x34 = Reserved 0x35 = Reserved 0x36 = Reserved 0x37 = Reserved 0x38 = Reserved 0x39 = Reserved 0x3A = Reserved 0x3B = Reserved 0x3C = Reserved 0x3D = Reserved 0x3E = Reserved 0x3F = Reserved 0x40 = DPLL R Divider, div-by-2 0x41 = DPLL FB Divider, div-by-2 0x42 = Reserved 0x43 = Reserved 0x44 = Reserved 0x45 = Reserved 0x46 = DPLL PRIREF Selected 0x47 = DPLL SECREF Selected 0x48 = Reserved 0x49 = Reserved 0x4A = DPLL Holdover Active 0x4B = DPLL Reference Switchover Event 0x4C = Reserved 0x4D = DPLL Tuning History Update 0x4E = DPLL Fast Lock Active 0x4F = Reserved 0x50 = DPLL Loss of Lock (LOFL)

1.31 R49 (Offset = 0x31)

Return to the [Summary Table](#).

Table 1-33. R49 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0x0	Reserved

Table 1-33. R49 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6:0	STAT1_SEL	R/W	0x4A	STATUS1 Indicator Signal Select See STAT0_SEL for status signal and bit settings. 0x0 = XO Input Loss of Signal (LOS) 0x1 = Low 0x2 = Reserved 0x3 = PLL1 Digital Lock Detect (DLD) 0x4 = PLL1 VCO Calibration Active 0x5 = PLL1 N Divider, div-by-2 0x6 = PLL2 Digital Lock Detect (DLD) 0x7 = PLL2 VCO Calibration Active 0x8 = PLL2 N Divider, div-by-2 0x9 = EEPROM Active 0xA = Interrupt (INTR) 0xB = Reserved 0xC = DPLL Phase Lock Detected (LOPL*Inverted Signal of DPLL_LOPL status bit) 0xD = PRIREF Monitor Divider Output, div-by-2 0xE = SECREF Monitor Divider Output, div-by-2 0xF = PLL2 R Divider, div-by-2 0x10 = Reserved 0x11 = PRIREF Amplitude Monitor Fault 0x12 = SECREF Amplitude Monitor Fault 0x13 = Reserved 0x14 = Reserved 0x15 = PRIREF Frequency Monitor Fault 0x16 = SECREF Frequency Monitor Fault 0x17 = Reserved 0x18 = Reserved 0x19 = PRIREF Missing or Early Pulse Monitor Fault 0x1A = SECREF Missing or Early Pulse Monitor Fault 0x1B = Reserved 0x1C = Reserved 0x1D = PRIREF Validation Timer Active 0x1E = SECREF Validation Timer Active 0x1F = Reserved 0x20 = Reserved 0x21 = Reserved 0x22 = Reserved 0x23 = Reserved 0x24 = Reserved 0x25 = PRIREF Phase Validation Monitor Fault 0x26 = SECREF Phase Validation Monitor Fault 0x27 = Reserved 0x28 = Reserved 0x29 = PLL1 Lock Detected (LOL*) 0x2A = PLL2 Lock Detected (LOL*) 0x2B = Reserved

Table 1-33. R49 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0x2C = Reserved 0x2D = Reserved 0x2E = Reserved 0x2F = Reserved 0x30 = Reserved 0x31 = Reserved 0x32 = Reserved 0x33 = Reserved 0x34 = Reserved 0x35 = Reserved 0x36 = Reserved 0x37 = Reserved 0x38 = Reserved 0x39 = Reserved 0x3A = Reserved 0x3B = Reserved 0x3C = Reserved 0x3D = Reserved 0x3E = Reserved 0x3F = Reserved 0x40 = DPLL R Divider, div-by-2 0x41 = DPLL FB Divider, div-by-2 0x42 = Reserved 0x43 = Reserved 0x44 = Reserved 0x45 = Reserved 0x46 = DPLL PRIREF Selected 0x47 = DPLL SECREF Selected 0x48 = Reserved 0x49 = Reserved 0x4A = DPLL Holdover Active 0x4B = DPLL Reference Switchover Event 0x4C = Reserved 0x4D = DPLL Tuning History Update 0x4E = DPLL Fast Lock Active 0x4F = Reserved 0x50 = DPLL Loss of Lock (LOFL)

1.32 R50 (Offset = 0x32)

Return to the [Summary Table](#).

Table 1-34. R50 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0x0	Reserved
6	RESERVED	R	0x0	Reserved
5	RESERVED	R	0x0	Reserved
4	CH3_PD	R/W	0x0	Channel 3 Powerdown When CH3_PD is 1 the regulator that supplies the divider and drivers for OUT3 will be disabled. Compatible with CH6_PD of LMK5318B.
3	CH2_PD	R/W	0x0	Channel 2 Powerdown When CH2_PD is 1 the regulator that supplies the divider and drivers for OUT2 will be disabled. Compatible with CH5_PD of LMK5318B.
2	RESERVED	R	0x0	Reserved
1	CH1_PD	R/W	0x0	Channel 1 Powerdown When CH1_PD is 1 the regulator that supplies the divider and drivers for OUT1 will be disabled. Compatible with CH2_3_PD of LMK5318B.
0	CH0_PD	R/W	0x0	Channel 0 Powerdown When CH0_PD is 1 the regulator that supplies the divider and drivers for OUT0 will be disabled. Compatible with CH0_1_PD of LMK5318B.

1.33 R51 (Offset = 0x33)

Return to the [Summary Table](#).

Table 1-35. R51 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	CH0_MUX	R/W	0x0	Channel 0 Output Mux Selects frequency source for OUT0. 0x0 = APLL1 P1 0x1 = APLL1 P1 Inverted 0x2 = APLL2 P1 0x3 = APLL2 P2
5:0	RESERVED	R	0x0	Reserved

1.34 R52 (Offset = 0x34)

Return to the [Summary Table](#).

Table 1-36. R52 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved

Table 1-36. R52 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5:4	OUT0_SEL	R/W	0x1	Channel 0 Output Driver Format Select The OUT_0_SEL field controls the Channel 0 Output Driver as shown below. Compatible with OUT1 of LMK5318B. 0x0 = Disabled 0x1 = AC-LVPECL/LVDS 0x2 = HCSL 0x3 = Disabled
3:2	OUT0_MODE1	R/W	0x2	Channel 0 Output Driver Mode1 Select. Compatible with OUT1 of LMK5318B. 0x0 = 4mA 0x1 = 6mA 0x2 = 8mA 0x3 = 8mA for AC-LVPECL/LVDS, 16mA for HCSL
1:0	OUT0_MODE2	R/W	0x0	Channel 0 Output Driver Mode2 Select. Compatible with OUT1 of LMK5318B. 0x0 = Tristate 0x1 = 50Ω 0x2 = 100Ω 0x3 = 200Ω

1.35 R53 (Offset = 0x35)

Return to the [Summary Table](#).

Table 1-37. R53 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	OUT0_DIV	R/W	0xF	Channel 0 Output Divider This is an 8-bit divider. The valid values for OUT0_DIV range from 1 to 255. Compatible with OUT0_1_DIV of LMK05318B. 0x0 = Disabled 0x1 = 2 0x2 = 3 0x3 = 4 0x4 = 5 0x5 = 6 0x6 = 7 0x7 = 8 0x8 = 9 0x9 = 10 0xA = 11 0xB = 12 0xC = 13 0xD = 14 0xE = 15 0xF = 16 0x10 = 17 0x11 = 18 0x12 = 19 0x13 = 20 0x14 = 21 0x15 = 22 0x16 = 23 0x17 = 24 0x18 = 25 0x19 = 26 0x1A = 27 0x1B = 28 0x1C = 29 0x1D = 30 0x1E = 31 0x1F = 32 0x20 = 33 0x21 = 34 0x22 = 35 0x23 = 36 0x24 = 37 0x25 = 38 0x26 = 39 0x27 = 40 0x28 = 41 0x29 = 42 0x2A = 43

Table 1-37. R53 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0x2B = 44
				0x2C = 45
				0x2D = 46
				0x2E = 47
				0x2F = 48
				0x30 = 49
				0x31 = 50
				0x32 = 51
				0x33 = 52
				0x34 = 53
				0x35 = 54
				0x36 = 55
				0x37 = 56
				0x38 = 57
				0x39 = 58
				0x3A = 59
				0x3B = 60
				0x3C = 61
				0x3D = 62
				0x3E = 63
				0x3F = 64
				0x40 = 65
				0x41 = 66
				0x42 = 67
				0x43 = 68
				0x44 = 69
				0x45 = 70
				0x46 = 71
				0x47 = 72
				0x48 = 73
				0x49 = 74
				0x4A = 75
				0x4B = 76
				0x4C = 77
				0x4D = 78
				0x4E = 79
				0x4F = 80
				0x50 = 81
				0x51 = 82
				0x52 = 83
				0x53 = 84
				0x54 = 85
				0x55 = 86
				0x56 = 87
				0x57 = 88
				0x58 = 89

Table 1-37. R53 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0x59 = 90
				0x5A = 91
				0x5B = 92
				0x5C = 93
				0x5D = 94
				0x5E = 95
				0x5F = 96
				0x60 = 97
				0x61 = 98
				0x62 = 99
				0x63 = 100
				0x64 = 101
				0x65 = 102
				0x66 = 103
				0x67 = 104
				0x68 = 105
				0x69 = 106
				0x6A = 107
				0x6B = 108
				0x6C = 109
				0x6D = 110
				0x6E = 111
				0x6F = 112
				0x70 = 113
				0x71 = 114
				0x72 = 115
				0x73 = 116
				0x74 = 117
				0x75 = 118
				0x76 = 119
				0x77 = 120
				0x78 = 121
				0x79 = 122
				0x7A = 123
				0x7B = 124
				0x7C = 125
				0x7D = 126
				0x7E = 127
				0x7F = 128
				0x80 = 129
				0x81 = 130
				0x82 = 131
				0x83 = 132
				0x84 = 133
				0x85 = 134
				0x86 = 135

Table 1-37. R53 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0x87 = 136
				0x88 = 137
				0x89 = 138
				0x8A = 139
				0x8B = 140
				0x8C = 141
				0x8D = 142
				0x8E = 143
				0x8F = 144
				0x90 = 145
				0x91 = 146
				0x92 = 147
				0x93 = 148
				0x94 = 149
				0x95 = 150
				0x96 = 151
				0x97 = 152
				0x98 = 153
				0x99 = 154
				0x9A = 155
				0x9B = 156
				0x9C = 157
				0x9D = 158
				0x9E = 159
				0x9F = 160
				0xA0 = 161
				0xA1 = 162
				0xA2 = 163
				0xA3 = 164
				0xA4 = 165
				0xA5 = 166
				0xA6 = 167
				0xA7 = 168
				0xA8 = 169
				0xA9 = 170
				0xAA = 171
				0xAB = 172
				0xAC = 173
				0xAD = 174
				0xAE = 175
				0xAF = 176
				0xB0 = 177
				0xB1 = 178
				0xB2 = 179
				0xB3 = 180
				0xB4 = 181

Table 1-37. R53 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0xB5 = 182
				0xB6 = 183
				0xB7 = 184
				0xB8 = 185
				0xB9 = 186
				0xBA = 187
				0xBB = 188
				0xBC = 189
				0xBD = 190
				0xBE = 191
				0xBF = 192
				0xC0 = 193
				0xC1 = 194
				0xC2 = 195
				0xC3 = 196
				0xC4 = 197
				0xC5 = 198
				0xC6 = 199
				0xC7 = 200
				0xC8 = 201
				0xC9 = 202
				0xCA = 203
				0xCB = 204
				0xCC = 205
				0xCD = 206
				0xCE = 207
				0xCF = 208
				0xD0 = 209
				0xD1 = 210
				0xD2 = 211
				0xD3 = 212
				0xD4 = 213
				0xD5 = 214
				0xD6 = 215
				0xD7 = 216
				0xD8 = 217
				0xD9 = 218
				0xDA = 219
				0xDB = 220
				0xDC = 221
				0xDD = 222
				0xDE = 223
				0xDF = 224
				0xE0 = 225
				0xE1 = 226
				0xE2 = 227

Table 1-37. R53 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0xE3 = 228 0xE4 = 229 0xE5 = 230 0xE6 = 231 0xE7 = 232 0xE8 = 233 0xE9 = 234 0xEA = 235 0xEB = 236 0xEC = 237 0xED = 238 0xEE = 239 0xEF = 240 0xF0 = 241 0xF1 = 242 0xF2 = 243 0xF3 = 244 0xF4 = 245 0xF5 = 246 0xF6 = 247 0xF7 = 248 0xF8 = 249 0xF9 = 250 0xFA = 251 0xFB = 252 0xFC = 253 0xFD = 254 0xFE = 255 0xFF = 256

1.36 R54 (Offset = 0x36)

Return to the [Summary Table](#).

Table 1-38. R54 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	CH1_MUX	R/W	0x0	Channel 1 Output Mux Selects frequency source for OUT13. See CH0_MUX for bit settings. Compatible with CH2_3_MUX of LMK5318B. 0x0 = APLL1 P1 0x1 = APLL1 P1 Inverted 0x2 = APLL2 P1 0x3 = APLL2 P2

Table 1-38. R54 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5:4	OUT1_SEL	R/W	0x1	Channel 1 Output Driver Format Select The OUT_1_SEL field controls the Channel 1 Output Driver as shown below. Compatible with OUT2_SEL of LMK5318B. 0x0 = Disabled 0x1 = AC-LVPECL/LVDS 0x2 = HCSL 0x3 = Disabled
3:2	OUT1_MODE1	R/W	0x2	Channel 1 Output Driver Mode1 Select. Compatible with OUT2_MODE1 of LMK5318B. 0x0 = 4mA 0x1 = 6mA 0x2 = 8mA 0x3 = 8mA for AC-LVPECL/LVDS, 16mA for HCSL
1:0	OUT1_MODE2	R/W	0x0	Channel 1 Output Driver Mode2 Select. Compatible with OUT2_MODE2 of LMK5318B. 0x0 = Tristate 0x1 = 50Ω 0x2 = 100Ω 0x3 = 200Ω

1.37 R56 (Offset = 0x38)

Return to the [Summary Table](#).

Table 1-39. R56 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	OUT1_DIV	R/W	0xF	Channel 1 Output Divider See OUT0_DIV for description and bit settings. Compatible with OUT1_DIV of LMK5318B. 0x0 = Disabled 0x1 = 2 0x2 = 3 0x3 = 4 0x4 = 5 0x5 = 6 0x6 = 7 0x7 = 8 0x8 = 9 0x9 = 10 0xA = 11 0xB = 12 0xC = 13 0xD = 14 0xE = 15 0xF = 16 0x10 = 17 0x11 = 18 0x12 = 19 0x13 = 20 0x14 = 21 0x15 = 22 0x16 = 23 0x17 = 24 0x18 = 25 0x19 = 26 0x1A = 27 0x1B = 28 0x1C = 29 0x1D = 30 0x1E = 31 0x1F = 32 0x20 = 33 0x21 = 34 0x22 = 35 0x23 = 36 0x24 = 37 0x25 = 38 0x26 = 39 0x27 = 40 0x28 = 41 0x29 = 42 0x2A = 43 0x2B = 44

Table 1-39. R56 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0x2C = 45
				0x2D = 46
				0x2E = 47
				0x2F = 48
				0x30 = 49
				0x31 = 50
				0x32 = 51
				0x33 = 52
				0x34 = 53
				0x35 = 54
				0x36 = 55
				0x37 = 56
				0x38 = 57
				0x39 = 58
				0x3A = 59
				0x3B = 60
				0x3C = 61
				0x3D = 62
				0x3E = 63
				0x3F = 64
				0x40 = 65
				0x41 = 66
				0x42 = 67
				0x43 = 68
				0x44 = 69
				0x45 = 70
				0x46 = 71
				0x47 = 72
				0x48 = 73
				0x49 = 74
				0x4A = 75
				0x4B = 76
				0x4C = 77
				0x4D = 78
				0x4E = 79
				0x4F = 80
				0x50 = 81
				0x51 = 82
				0x52 = 83
				0x53 = 84
				0x54 = 85
				0x55 = 86
				0x56 = 87
				0x57 = 88
				0x58 = 89
				0x59 = 90

Table 1-39. R56 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0x5A = 91
				0x5B = 92
				0x5C = 93
				0x5D = 94
				0x5E = 95
				0x5F = 96
				0x60 = 97
				0x61 = 98
				0x62 = 99
				0x63 = 100
				0x64 = 101
				0x65 = 102
				0x66 = 103
				0x67 = 104
				0x68 = 105
				0x69 = 106
				0x6A = 107
				0x6B = 108
				0x6C = 109
				0x6D = 110
				0x6E = 111
				0x6F = 112
				0x70 = 113
				0x71 = 114
				0x72 = 115
				0x73 = 116
				0x74 = 117
				0x75 = 118
				0x76 = 119
				0x77 = 120
				0x78 = 121
				0x79 = 122
				0x7A = 123
				0x7B = 124
				0x7C = 125
				0x7D = 126
				0x7E = 127
				0x7F = 128
				0x80 = 129
				0x81 = 130
				0x82 = 131
				0x83 = 132
				0x84 = 133
				0x85 = 134
				0x86 = 135
				0x87 = 136

Table 1-39. R56 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0x88 = 137
				0x89 = 138
				0x8A = 139
				0x8B = 140
				0x8C = 141
				0x8D = 142
				0x8E = 143
				0x8F = 144
				0x90 = 145
				0x91 = 146
				0x92 = 147
				0x93 = 148
				0x94 = 149
				0x95 = 150
				0x96 = 151
				0x97 = 152
				0x98 = 153
				0x99 = 154
				0x9A = 155
				0x9B = 156
				0x9C = 157
				0x9D = 158
				0x9E = 159
				0x9F = 160
				0xA0 = 161
				0xA1 = 162
				0xA2 = 163
				0xA3 = 164
				0xA4 = 165
				0xA5 = 166
				0xA6 = 167
				0xA7 = 168
				0xA8 = 169
				0xA9 = 170
				0xAA = 171
				0xAB = 172
				0xAC = 173
				0xAD = 174
				0xAE = 175
				0xAF = 176
				0xB0 = 177
				0xB1 = 178
				0xB2 = 179
				0xB3 = 180
				0xB4 = 181
				0xB5 = 182

Table 1-39. R56 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0xB6 = 183
				0xB7 = 184
				0xB8 = 185
				0xB9 = 186
				0xBA = 187
				0xBB = 188
				0xBC = 189
				0xBD = 190
				0xBE = 191
				0xBF = 192
				0xC0 = 193
				0xC1 = 194
				0xC2 = 195
				0xC3 = 196
				0xC4 = 197
				0xC5 = 198
				0xC6 = 199
				0xC7 = 200
				0xC8 = 201
				0xC9 = 202
				0xCA = 203
				0xCB = 204
				0xCC = 205
				0xCD = 206
				0xCE = 207
				0xCF = 208
				0xD0 = 209
				0xD1 = 210
				0xD2 = 211
				0xD3 = 212
				0xD4 = 213
				0xD5 = 214
				0xD6 = 215
				0xD7 = 216
				0xD8 = 217
				0xD9 = 218
				0xDA = 219
				0xDB = 220
				0xDC = 221
				0xDD = 222
				0xDE = 223
				0xDF = 224
				0xE0 = 225
				0xE1 = 226
				0xE2 = 227
				0xE3 = 228

Table 1-39. R56 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0xE4 = 229 0xE5 = 230 0xE6 = 231 0xE7 = 232 0xE8 = 233 0xE9 = 234 0xEA = 235 0xEB = 236 0xEC = 237 0xED = 238 0xEE = 239 0xEF = 240 0xF0 = 241 0xF1 = 242 0xF2 = 243 0xF3 = 244 0xF4 = 245 0xF5 = 246 0xF6 = 247 0xF7 = 248 0xF8 = 249 0xF9 = 250 0xFA = 251 0xFB = 252 0xFC = 253 0xFD = 254 0xFE = 255 0xFF = 256

1.38 R59 (Offset = 0x3B)

Return to the [Summary Table](#).

Table 1-40. R59 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	CH2_MUX	R/W	0x0	Channel 2 Output Mux Selects frequency source for OUT2. See CH0_MUX for bit settings. Compatible with CH5_MUX of LMK5318B. 0x0 = APLL1 P1 0x1 = APLL1 P1 Inverted 0x2 = APLL2 P1 0x3 = APLL2 P2

Table 1-40. R59 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5:4	OUT2_SEL	R/W	0x1	Channel 2 Output Driver Format Select The OUT_2_SEL field controls the Channel 2 Output Driver as shown below. Compatible with OUT5_SEL of LMK5318B. 0x0 = Disabled 0x1 = AC-LVPECL/LVDS 0x2 = HCSL 0x3 = LVCMOS
3:2	OUT2_MODE1	R/W	0x2	Channel 2 Output Driver Mode1 Select. Compatible with OUT5_MODE1 of LMK5318B. 0x0 = 4mA, Powerdown, tristate 0x1 = 6mA, Powerdown, low 0x2 = 8mA, Powerup, negative polarity 0x3 = 8mA for AC-LVPECL/LVDS, 16mA for HCSL, Powerup, positive polarity
1:0	OUT2_MODE2	R/W	0x0	Channel 2 Output Driver Mode2 Select. Compatible with OUT5_MODE1 of LMK5318B. 0x0 = Tristate, Powerdown, tristate 0x1 = 50Ω, Powerdown, low 0x2 = 100Ω, Powerup, negative polarity 0x3 = 200Ω, Powerup, positive polarity

1.39 R60 (Offset = 0x3C)

Return to the [Summary Table](#).

Table 1-41. R60 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	OUT2_DIV	R/W	0xF	Channel 2 Output Divider See OUT0_DIV for description and bit settings. Compatible with OUT5_DIV of LMK5318B. 0x0 = Disabled 0x1 = 2 0x2 = 3 0x3 = 4 0x4 = 5 0x5 = 6 0x6 = 7 0x7 = 8 0x8 = 9 0x9 = 10 0xA = 11 0xB = 12 0xC = 13 0xD = 14 0xE = 15 0xF = 16 0x10 = 17 0x11 = 18 0x12 = 19 0x13 = 20 0x14 = 21 0x15 = 22 0x16 = 23 0x17 = 24 0x18 = 25 0x19 = 26 0x1A = 27 0x1B = 28 0x1C = 29 0x1D = 30 0x1E = 31 0x1F = 32 0x20 = 33 0x21 = 34 0x22 = 35 0x23 = 36 0x24 = 37 0x25 = 38 0x26 = 39 0x27 = 40 0x28 = 41 0x29 = 42 0x2A = 43 0x2B = 44

Table 1-41. R60 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0x2C = 45
				0x2D = 46
				0x2E = 47
				0x2F = 48
				0x30 = 49
				0x31 = 50
				0x32 = 51
				0x33 = 52
				0x34 = 53
				0x35 = 54
				0x36 = 55
				0x37 = 56
				0x38 = 57
				0x39 = 58
				0x3A = 59
				0x3B = 60
				0x3C = 61
				0x3D = 62
				0x3E = 63
				0x3F = 64
				0x40 = 65
				0x41 = 66
				0x42 = 67
				0x43 = 68
				0x44 = 69
				0x45 = 70
				0x46 = 71
				0x47 = 72
				0x48 = 73
				0x49 = 74
				0x4A = 75
				0x4B = 76
				0x4C = 77
				0x4D = 78
				0x4E = 79
				0x4F = 80
				0x50 = 81
				0x51 = 82
				0x52 = 83
				0x53 = 84
				0x54 = 85
				0x55 = 86
				0x56 = 87
				0x57 = 88
				0x58 = 89
				0x59 = 90

Table 1-41. R60 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0x5A = 91
				0x5B = 92
				0x5C = 93
				0x5D = 94
				0x5E = 95
				0x5F = 96
				0x60 = 97
				0x61 = 98
				0x62 = 99
				0x63 = 100
				0x64 = 101
				0x65 = 102
				0x66 = 103
				0x67 = 104
				0x68 = 105
				0x69 = 106
				0x6A = 107
				0x6B = 108
				0x6C = 109
				0x6D = 110
				0x6E = 111
				0x6F = 112
				0x70 = 113
				0x71 = 114
				0x72 = 115
				0x73 = 116
				0x74 = 117
				0x75 = 118
				0x76 = 119
				0x77 = 120
				0x78 = 121
				0x79 = 122
				0x7A = 123
				0x7B = 124
				0x7C = 125
				0x7D = 126
				0x7E = 127
				0x7F = 128
				0x80 = 129
				0x81 = 130
				0x82 = 131
				0x83 = 132
				0x84 = 133
				0x85 = 134
				0x86 = 135
				0x87 = 136

Table 1-41. R60 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0x88 = 137
				0x89 = 138
				0x8A = 139
				0x8B = 140
				0x8C = 141
				0x8D = 142
				0x8E = 143
				0x8F = 144
				0x90 = 145
				0x91 = 146
				0x92 = 147
				0x93 = 148
				0x94 = 149
				0x95 = 150
				0x96 = 151
				0x97 = 152
				0x98 = 153
				0x99 = 154
				0x9A = 155
				0x9B = 156
				0x9C = 157
				0x9D = 158
				0x9E = 159
				0x9F = 160
				0xA0 = 161
				0xA1 = 162
				0xA2 = 163
				0xA3 = 164
				0xA4 = 165
				0xA5 = 166
				0xA6 = 167
				0xA7 = 168
				0xA8 = 169
				0xA9 = 170
				0xAA = 171
				0xAB = 172
				0xAC = 173
				0xAD = 174
				0xAE = 175
				0xAF = 176
				0xB0 = 177
				0xB1 = 178
				0xB2 = 179
				0xB3 = 180
				0xB4 = 181
				0xB5 = 182

Table 1-41. R60 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0xB6 = 183
				0xB7 = 184
				0xB8 = 185
				0xB9 = 186
				0xBA = 187
				0xBB = 188
				0xBC = 189
				0xBD = 190
				0xBE = 191
				0xBF = 192
				0xC0 = 193
				0xC1 = 194
				0xC2 = 195
				0xC3 = 196
				0xC4 = 197
				0xC5 = 198
				0xC6 = 199
				0xC7 = 200
				0xC8 = 201
				0xC9 = 202
				0xCA = 203
				0xCB = 204
				0xCC = 205
				0xCD = 206
				0xCE = 207
				0xCF = 208
				0xD0 = 209
				0xD1 = 210
				0xD2 = 211
				0xD3 = 212
				0xD4 = 213
				0xD5 = 214
				0xD6 = 215
				0xD7 = 216
				0xD8 = 217
				0xD9 = 218
				0xDA = 219
				0xDB = 220
				0xDC = 221
				0xDD = 222
				0xDE = 223
				0xDF = 224
				0xE0 = 225
				0xE1 = 226
				0xE2 = 227
				0xE3 = 228

Table 1-41. R60 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0xE4 = 229 0xE5 = 230 0xE6 = 231 0xE7 = 232 0xE8 = 233 0xE9 = 234 0xEA = 235 0xEB = 236 0xEC = 237 0xED = 238 0xEE = 239 0xEF = 240 0xF0 = 241 0xF1 = 242 0xF2 = 243 0xF3 = 244 0xF4 = 245 0xF5 = 246 0xF6 = 247 0xF7 = 248 0xF8 = 249 0xF9 = 250 0xFA = 251 0xFB = 252 0xFC = 253 0xFD = 254 0xFE = 255 0xFF = 256

1.40 R61 (Offset = 0x3D)

Return to the [Summary Table](#).

Table 1-42. R61 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	CH3_MUX	R/W	0x0	Channel 3 Output Mux Selects frequency source for OUT3. See CH0_MUX for bit settings. Compatible with CH6_MUX of LMK5318B. 0x0 = APLL1 P1 0x1 = APLL1 P1 Inverted 0x2 = APLL2 P1 0x3 = APLL2 P2

Table 1-42. R61 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5:4	OUT3_SEL	R/W	0x1	Channel 3 Output Driver Format Select The OUT_3_SEL field controls the Channel 3 Output Driver as shown below. Compatible with OUT6_SEL of LMK5318B. 0x0 = Disabled 0x1 = AC-LVPECL/LVDS 0x2 = HCSL 0x3 = LVCMOS
3:2	OUT3_MODE1	R/W	0x2	Channel 3 Output Driver Mode1 Select. Compatible with OUT6_MODE1 of LMK5318B 0x0 = 4mA, Powerdown, tristate 0x1 = 6mA, Powerdown, low 0x2 = 8mA, Powerup, negative polarity 0x3 = 8mA for AC-LVPECL/LVDS, 16mA for HCSL, Powerup, positive polarity
1:0	OUT3_MODE2	R/W	0x0	Channel 3 Output Driver Mode2 Select. Compatible with OUT6_MODE2 of LMK5318B. 0x0 = Tristate, Powerdown, tristate 0x1 = 50Ω, Powerdown, low 0x2 = 100Ω, Powerup, negative polarity 0x3 = 200Ω, Powerup, positive polarity

1.41 R62 (Offset = 0x3E)

Return to the [Summary Table](#).

Table 1-43. R62 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	OUT3_DIV	R/W	0x63	Channel 3 Output Divider See OUT0_DIV for description and bit settings. Compatible with OUT6_DIV of LMK5318B. 0x0 = Disabled 0x1 = 2 0x2 = 3 0x3 = 4 0x4 = 5 0x5 = 6 0x6 = 7 0x7 = 8 0x8 = 9 0x9 = 10 0xA = 11 0xB = 12 0xC = 13 0xD = 14 0xE = 15 0xF = 16 0x10 = 17 0x11 = 18 0x12 = 19 0x13 = 20 0x14 = 21 0x15 = 22 0x16 = 23 0x17 = 24 0x18 = 25 0x19 = 26 0x1A = 27 0x1B = 28 0x1C = 29 0x1D = 30 0x1E = 31 0x1F = 32 0x20 = 33 0x21 = 34 0x22 = 35 0x23 = 36 0x24 = 37 0x25 = 38 0x26 = 39 0x27 = 40 0x28 = 41 0x29 = 42 0x2A = 43 0x2B = 44

Table 1-43. R62 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0x2C = 45
				0x2D = 46
				0x2E = 47
				0x2F = 48
				0x30 = 49
				0x31 = 50
				0x32 = 51
				0x33 = 52
				0x34 = 53
				0x35 = 54
				0x36 = 55
				0x37 = 56
				0x38 = 57
				0x39 = 58
				0x3A = 59
				0x3B = 60
				0x3C = 61
				0x3D = 62
				0x3E = 63
				0x3F = 64
				0x40 = 65
				0x41 = 66
				0x42 = 67
				0x43 = 68
				0x44 = 69
				0x45 = 70
				0x46 = 71
				0x47 = 72
				0x48 = 73
				0x49 = 74
				0x4A = 75
				0x4B = 76
				0x4C = 77
				0x4D = 78
				0x4E = 79
				0x4F = 80
				0x50 = 81
				0x51 = 82
				0x52 = 83
				0x53 = 84
				0x54 = 85
				0x55 = 86
				0x56 = 87
				0x57 = 88
				0x58 = 89
				0x59 = 90

Table 1-43. R62 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0x5A = 91
				0x5B = 92
				0x5C = 93
				0x5D = 94
				0x5E = 95
				0x5F = 96
				0x60 = 97
				0x61 = 98
				0x62 = 99
				0x63 = 100
				0x64 = 101
				0x65 = 102
				0x66 = 103
				0x67 = 104
				0x68 = 105
				0x69 = 106
				0x6A = 107
				0x6B = 108
				0x6C = 109
				0x6D = 110
				0x6E = 111
				0x6F = 112
				0x70 = 113
				0x71 = 114
				0x72 = 115
				0x73 = 116
				0x74 = 117
				0x75 = 118
				0x76 = 119
				0x77 = 120
				0x78 = 121
				0x79 = 122
				0x7A = 123
				0x7B = 124
				0x7C = 125
				0x7D = 126
				0x7E = 127
				0x7F = 128
				0x80 = 129
				0x81 = 130
				0x82 = 131
				0x83 = 132
				0x84 = 133
				0x85 = 134
				0x86 = 135
				0x87 = 136

Table 1-43. R62 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0x88 = 137
				0x89 = 138
				0x8A = 139
				0x8B = 140
				0x8C = 141
				0x8D = 142
				0x8E = 143
				0x8F = 144
				0x90 = 145
				0x91 = 146
				0x92 = 147
				0x93 = 148
				0x94 = 149
				0x95 = 150
				0x96 = 151
				0x97 = 152
				0x98 = 153
				0x99 = 154
				0x9A = 155
				0x9B = 156
				0x9C = 157
				0x9D = 158
				0x9E = 159
				0x9F = 160
				0xA0 = 161
				0xA1 = 162
				0xA2 = 163
				0xA3 = 164
				0xA4 = 165
				0xA5 = 166
				0xA6 = 167
				0xA7 = 168
				0xA8 = 169
				0xA9 = 170
				0xAA = 171
				0xAB = 172
				0xAC = 173
				0xAD = 174
				0xAE = 175
				0xAF = 176
				0xB0 = 177
				0xB1 = 178
				0xB2 = 179
				0xB3 = 180
				0xB4 = 181
				0xB5 = 182

Table 1-43. R62 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0xB6 = 183
				0xB7 = 184
				0xB8 = 185
				0xB9 = 186
				0xBA = 187
				0xBB = 188
				0xBC = 189
				0xBD = 190
				0xBE = 191
				0xBF = 192
				0xC0 = 193
				0xC1 = 194
				0xC2 = 195
				0xC3 = 196
				0xC4 = 197
				0xC5 = 198
				0xC6 = 199
				0xC7 = 200
				0xC8 = 201
				0xC9 = 202
				0xCA = 203
				0xCB = 204
				0xCC = 205
				0xCD = 206
				0xCE = 207
				0xCF = 208
				0xD0 = 209
				0xD1 = 210
				0xD2 = 211
				0xD3 = 212
				0xD4 = 213
				0xD5 = 214
				0xD6 = 215
				0xD7 = 216
				0xD8 = 217
				0xD9 = 218
				0xDA = 219
				0xDB = 220
				0xDC = 221
				0xDD = 222
				0xDE = 223
				0xDF = 224
				0xE0 = 225
				0xE1 = 226
				0xE2 = 227
				0xE3 = 228

Table 1-43. R62 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0xE4 = 229 0xE5 = 230 0xE6 = 231 0xE7 = 232 0xE8 = 233 0xE9 = 234 0xEA = 235 0xEB = 236 0xEC = 237 0xED = 238 0xEE = 239 0xEF = 240 0xF0 = 241 0xF1 = 242 0xF2 = 243 0xF3 = 244 0xF4 = 245 0xF5 = 246 0xF6 = 247 0xF7 = 248 0xF8 = 249 0xF9 = 250 0xFA = 251 0xFB = 252 0xFC = 253 0xFD = 254 0xFE = 255 0xFF = 256

1.42 R70 (Offset = 0x46)

Return to the [Summary Table](#).

Table 1-44. R70 Field Descriptions

Bit	Field	Type	Reset	Description
7:3	RESERVED	R	0x0	Reserved
2	PLL2_P2_SYNC_EN	R/W	0x0	Enable PLL2 P2 divider channel synchronizatrion
1	PLL2_P1_SYNC_EN	R/W	0x0	Enable PLL2 P1 divider channel synchronizatrion
0	PLL1_P1_SYNC_EN	R/W	0x0	Enable PLL1 P1 divider channel synchronizatrion

1.43 R71 (Offset = 0x47)

Return to the [Summary Table](#).

Table 1-45. R71 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved
5	RESERVED	R	0x0	Reserved
4	CH3_SYNC_EN	R/W	0x0	Enable Channel 3 output synchronization. Compatible with CH6_SYNC_EN of LMK5318B.
3	CH2_SYNC_EN	R/W	0x0	Enable Channel 2 output synchronization. Compatible with CH5_SYNC_EN of LMK5318B.
2	RESERVED	R	0x0	Reserved
1	CH1_SYNC_EN	R/W	0x0	Enable Channel 1 output synchronization. Compatible with CH2_3_SYNC_EN of LMK5318B.
0	CH0_SYNC_EN	R/W	0x0	Enable Channel 0 output synchronization. Compatible with CH0_1_SYNC_EN of LMK5318B.

1.44 R72 (Offset = 0x48)

Return to the [Summary Table](#).

Table 1-46. R72 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved
5	RESERVED	R	0x0	Reserved
4	CH3_ACT	R	0x1	Channel 3 Output Active flag Reads 1 when output channel is powered-up and active. Compatible with CH6_ACT of LMK5318B.
3	CH2_ACT	R	0x0	Channel 2 Output Active flag Reads 1 when output channel is powered-up and active. Compatible with CH5_ACT of LMK5318B.
2	RESERVED	R	0x0	Reserved
1	CH1_ACT	R	0x1	Channel 1 Output Active flag Reads 1 when output channel is powered-up and active. Compatible with CH2_3_ACT of LMK5318B.
0	CH0_ACT	R	0x1	Channel 0 Output Active flag Reads 1 when output channel is powered-up and active. Compatible with CH0_1_ACT of LMK5318B.

1.45 R73 (Offset = 0x49)

Return to the [Summary Table](#).

Table 1-47. R73 Field Descriptions

Bit	Field	Type	Reset	Description
7:2	RESERVED	R	0x0	Reserved
1	REF_BYPASS_EN	R/W	0x0	Reference Bypass Selection Enable When ref_bypass_en=1, the reference selected by ref_bypass_sel will be routed to the channel outputs instead of VCO1. 0x0 = VCO1 0x1 = Reference
0	REF_BYPASS_SEL	R/W	0x0	Reference Bypass Selection Register When ref_bypass_en=1, ref_bypass_sel will select which reference input to drive channel outputs. 0x0 = Primary Reference 0x1 = Secondary Reference

1.46 R74 (Offset = 0x4A)

Return to the [Summary Table](#).

Table 1-48. R74 Field Descriptions

Bit	Field	Type	Reset	Description
7:1	RESERVED	R	0x0	Reserved
0	PLL1_PDN	R/W	0x0	PLL1 Power down The PLL1_PDN bit determines whether PLL1 is automatically enabled and calibrated after a hardware reset. 0x0 = PLL1 Enabled 0x1 = PLL1 Disabled

1.47 R75 (Offset = 0x4B)

Return to the [Summary Table](#).

Table 1-49. R75 Field Descriptions

Bit	Field	Type	Reset	Description
7:3	RESERVED	R	0x0	Reserved
2	PLL1_VM_BYP	R/W	0x0	PLL1 Vtune Monitor Bypass

Table 1-49. R75 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1:0	PLL1_CP	R/W	0x0	PLL1 Charge Pump Gain 0x0 = 1.6 mA 0x1 = 3.2 mA 0x2 = 4.8 mA 0x3 = 6.4 mA

1.48 R76 (Offset = 0x4C)

Return to the [Summary Table](#).

Table 1-50. R76 Field Descriptions

Bit	Field	Type	Reset	Description
7:3	RESERVED	R	0x0	Reserved
2:0	PLL1_P1	R/W	0x0	PLL1 Post-Divider1 Note: A RESET is required after changing Divider values. 0x0 = Invalid 0x1 = 2 0x2 = 3 0x3 = 4 0x4 = 5 0x5 = 6 0x6 = 7 0x7 = Invalid

1.49 R77 (Offset = 0x4D)

Return to the [Summary Table](#).

Table 1-51. R77 Field Descriptions

Bit	Field	Type	Reset	Description
7:4	RESERVED	R	0x0	Reserved
3:0	PLL1_DISABLE_3RD4TH	R/W	0xF	PLL1 Loop Filter Settings

1.50 R80 (Offset = 0x50)

Return to the [Summary Table](#).

Table 1-52. R80 Field Descriptions

Bit	Field	Type	Reset	Description
7	BAW_LOCK	R	0x1	BAW Lock Detect Status 0x0 = Unlocked 0x1 = Locked
6:0	BAW_LOCK_PPM_MAX_14:8	R/W	0x0	BAW VCO Lock Detection

1.51 R81 (Offset = 0x51)

Return to the [Summary Table](#).

Table 1-53. R81 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	BAW_LOCK_PPM_MAX	R/W	0xA	BAW VCO Lock Detection

1.52 R82 (Offset = 0x52)

Return to the [Summary Table](#).

Table 1-54. R82 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved
5:0	BAW_LOCK_CNTSTRT_29:24	R/W	0x0	BAW VCO Lock Detection

1.53 R83 (Offset = 0x53)

Return to the [Summary Table](#).

Table 1-55. R83 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	BAW_LOCK_CNTSTRT_23:16	R/W	0xE	BAW VCO Lock Detection

1.54 R84 (Offset = 0x54)

Return to the [Summary Table](#).

Table 1-56. R84 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	BAW_LOCK_CNTSTRT_15:8	R/W	0x10	BAW VCO Lock Detection

1.55 R85 (Offset = 0x55)

Return to the [Summary Table](#).

Table 1-57. R85 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	BAW_LOCK_CNTSTRT	R/W	0x5D	BAW VCO Lock Detection

1.56 R86 (Offset = 0x56)

Return to the [Summary Table](#).

Table 1-58. R86 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved
5:0	BAW_LOCK_VCO_CNTSTRT_29:24	R/W	0x0	BAW VCO Lock Detection

1.57 R87 (Offset = 0x57)

Return to the [Summary Table](#).

Table 1-59. R87 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	BAW_LOCK_VCO_CNTSTRT_23:16	R/W	0x1E	BAW VCO Lock Detection

1.58 R88 (Offset = 0x58)

Return to the [Summary Table](#).

Table 1-60. R88 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	BAW_LOCK_VCO_CNTSTRT_15:8	R/W	0x84	BAW VCO Lock Detection

1.59 R89 (Offset = 0x59)

Return to the [Summary Table](#).

Table 1-61. R89 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	BAW_LOCK_VCO_CNTSTRT	R/W	0x82	BAW VCO Lock Detection

1.60 R90 (Offset = 0x5A)

Return to the [Summary Table](#).

Table 1-62. R90 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0x0	Reserved
6:0	BAW_UNLK_PPM_MAX_14:8	R/W	0x0	BAW VCO Unlock Detection

1.61 R91 (Offset = 0x5B)

Return to the [Summary Table](#).

Table 1-63. R91 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	BAW_UNLK_PPM_MAX	R/W	0x14	BAW VCO Unlock Detection

1.62 R92 (Offset = 0x5C)

Return to the [Summary Table](#).

Table 1-64. R92 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved
5:0	BAW_UNLK_CNTSTRT_29:24	R/W	0x0	BAW VCO Unlock Detection

1.63 R93 (Offset = 0x5D)

Return to the [Summary Table](#).

Table 1-65. R93 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	BAW_UNLK_CNTSTRT_23:16	R/W	0xE	BAW VCO Unlock Detection

1.64 R94 (Offset = 0x5E)

Return to the [Summary Table](#).

Table 1-66. R94 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	BAW_UNLK_CNTSTRT_15:8	R/W	0x10	BAW VCO Unlock Detection

1.65 R95 (Offset = 0x5F)

Return to the [Summary Table](#).

Table 1-67. R95 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	BAW_UNLK_CNTSTRT	R/W	0x5D	BAW VCO Unlock Detection

1.66 R96 (Offset = 0x60)

Return to the [Summary Table](#).

Table 1-68. R96 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved
5:0	BAW_UNLK_VCO_CNTSTRT_29:24	R/W	0x0	BAW VCO Unlock Detection

1.67 R97 (Offset = 0x61)

Return to the [Summary Table](#).

Table 1-69. R97 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	BAW_UNLK_VCO_CNTSTRT_23:16	R/W	0x1E	BAW VCO Unlock Detection

1.68 R98 (Offset = 0x62)

Return to the [Summary Table](#).

Table 1-70. R98 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	BAW_UNLK_VCO_CNTSTRT_15:8	R/W	0x84	BAW VCO Unlock Detection

1.69 R99 (Offset = 0x63)

Return to the [Summary Table](#).

Table 1-71. R99 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	BAW_UNLK_VCO_CNTSTRT	R/W	0x82	BAW VCO Unlock Detection

1.70 R100 (Offset = 0x64)

Return to the [Summary Table](#).

Table 1-72. R100 Field Descriptions

Bit	Field	Type	Reset	Description
7:3	PLL2_RDIV_SEC	R/W	0x5	APLL2 secondary reference divider in cascaded APLL2 mode Divider value ranges from 1-32. Divider value = PLL2_RDIV_SEC + 1. 0x0 = 1 0x1 = 2 0x2 = 3 0x3 = 4 0x4 = 5 0x5 = 6 0x6 = 7 0x7 = 8 0x8 = 9 0x9 = 10 0xA = 11 0xB = 12 0xC = 13 0xD = 14 0xE = 15 0xF = 16 0x10 = 17 0x11 = 18 0x12 = 19 0x13 = 20 0x14 = 21 0x15 = 22 0x16 = 23 0x17 = 24 0x18 = 25 0x19 = 26 0x1A = 27 0x1B = 28 0x1C = 29 0x1D = 30 0x1E = 31 0x1F = 32
2:1	PLL2_RDIV_PRE	R/W	0x0	APLL2 primary reference divider in cascaded APLL2 mode
0	PLL2_PDN	R/W	0x1	PLL2 Power down The PLL2_PDN bit determines whether PLL2 is automatically enabled and calibrated after a hardware reset. 0x0 = PLL2 Enabled 0x1 = PLL2 Disabled

1.71 R101 (Offset = 0x65)

Return to the [Summary Table](#).

Table 1-73. R101 Field Descriptions

Bit	Field	Type	Reset	Description
7:3	RESERVED	R	0x0	Reserved
2	RESERVED	R	0x0	Reserved
1:0	PLL2_CP	R/W	0x1	PLL2 Charge Pump Gain 0x0 = 1.6 mA 0x1 = 3.2 mA 0x2 = 4.8 mA 0x3 = 6.4 mA

1.72 R102 (Offset = 0x66)

Return to the [Summary Table](#).

Table 1-74. R102 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0x0	Reserved
6:4	PLL2_P2	R/W	0x2	PLL2 Post-Divider2 Note: A RESET is required after changing Divider values. See PLL2_P1 for bit settings. 0x0 = Invalid 0x1 = 2 0x2 = 3 0x3 = 4 0x4 = 5 0x5 = 6 0x6 = 7 0x7 = Invalid
3	RESERVED	R	0x0	Reserved
2:0	PLL2_P1	R/W	0x2	PLL2 Post-Divider1 Note: A RESET is required after changing Divider values. 0x0 = Invalid 0x1 = 2 0x2 = 3 0x3 = 4 0x4 = 5 0x5 = 6 0x6 = 7 0x7 = Invalid

1.73 R103 (Offset = 0x67)

Return to the [Summary Table](#).

Table 1-75. R103 Field Descriptions

Bit	Field	Type	Reset	Description
7:4	RESERVED	R	0x0	Reserved
3:0	PLL2_DISABLE_3RD4TH	R/W	0xF	PLL2 Loop Filter Settings 0x0 = Loop filter input from CP net not shorted to GND [when 0 shorted -- normally 1, test function engineering only] 0x1 = Loop filter output to VCO Vtune net is not shorted to GND 0x2 = 3rd order pole enabled (if 0 cap disabled, r still in place) 0x3 = 4th order pole enabled (if 0 cap disabled, r still in place)

1.74 R106 (Offset = 0x6A)

Return to the [Summary Table](#).

Table 1-76. R106 Field Descriptions

Bit	Field	Type	Reset	Description
7:4	RESERVED	R	0x0	Reserved
3:0	PLL1_NDLYDIV_11:8	R/W	0x0	Bits 11:8 of PLL1_NDLYDIV

1.75 R107 (Offset = 0x6B)

Return to the [Summary Table](#).

Table 1-77. R107 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL1_NDLYDIV	R/W	0x64	PLL1 N Delay Divider

1.76 R108 (Offset = 0x6C)

Return to the [Summary Table](#).

Table 1-78. R108 Field Descriptions

Bit	Field	Type	Reset	Description
7:4	RESERVED	R	0x0	Reserved
3:0	PLL1_NDIV_11:8	R/W	0x0	Bits 11:8 of PLL1_NDIV

1.77 R109 (Offset = 0x6D)

Return to the [Summary Table](#).

Table 1-79. R109 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL1_NDIV	R/W	0x34	PLL1 N Divider

1.78 R110 (Offset = 0x6E)

Return to the [Summary Table](#).

Table 1-80. R110 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL1_NUM_39:32	R/W	0x14	1. If APLL1 has 40-bit fixed denominator, then this register is APLL1 numerator [39:32]. 2. If APLL1 has 24-bit programmable denominator, then this register is APLL1 numerator [15:8].

1.79 R111 (Offset = 0x6F)

Return to the [Summary Table](#).

Table 1-81. R111 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL1_NUM_31:24	R/W	0x0	1. If APLL1 has 40-bit fixed denominator, then this register is APLL1 numerator [31:24]. 2. If APLL1 has 24-bit programmable denominator, then this register is APLL1 numerator [7:0].

1.80 R112 (Offset = 0x70)

Return to the [Summary Table](#).

Table 1-82. R112 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL1_NUM_23:16	R/W	0x8	1. If APLL1 has 40-bit fixed denominator, then this register is APLL1 numerator [23:16]. 2. If APLL1 has 24-bit programmable denominator, then this register is APLL1 denominator [23:16].

1.81 R113 (Offset = 0x71)

Return to the [Summary Table](#).

Table 1-83. R113 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL1_NUM_15:8	R/W	0xBC	1. If APLL1 has 40-bit fixed denominator, then this register is APLL1 numerator [15:8]. 2. If APLL1 has 24-bit programmable denominator, then this register is APLL1 denominator [15:8].

1.82 R114 (Offset = 0x72)

Return to the [Summary Table](#).

Table 1-84. R114 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL1_NUM	R/W	0xBD	1. If APLL1 has 40-bit fixed denominator, then this register is APLL1 numerator [7:0]. 2. If APLL1 has 24-bit programmable denominator, then this register is APLL1 denominator [7:0].

1.83 R116 (Offset = 0x74)

Return to the [Summary Table](#).

Table 1-85. R116 Field Descriptions

Bit	Field	Type	Reset	Description
7:3	RESERVED	R	0x0	Reserved
2	RESERVED	R	0x0	Reserved
1	PLL1_FDEV_EN	R/W	0x0	PLL1 Freq Incr/Decr enable via pin or reg control
0	PLL1_MODE	R/W	0x1	PLL1 operational mode 0x0 = Free-run mode (APLL only) 0x1 = DPLL mode

1.84 R117 (Offset = 0x75)

Return to the [Summary Table](#).

Table 1-86. R117 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved

Table 1-86. R117 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5:0	PLL1_FDEV_37:32	R/W	0x0	Bits 37:32 of PLL1_FDEV

1.85 R118 (Offset = 0x76)

Return to the [Summary Table](#).

Table 1-87. R118 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL1_FDEV_31:24	R/W	0x0	Bits 31:24 of PLL1_FDEV

1.86 R119 (Offset = 0x77)

Return to the [Summary Table](#).

Table 1-88. R119 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL1_FDEV_23:16	R/W	0x0	Bits 23:16 of PLL1_FDEV

1.87 R120 (Offset = 0x78)

Return to the [Summary Table](#).

Table 1-89. R120 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL1_FDEV_15:8	R/W	0x0	Bits 15:8 of PLL1_FDEV

1.88 R121 (Offset = 0x79)

Return to the [Summary Table](#).

Table 1-90. R121 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL1_FDEV	R/W	0x0	PLL1 Freq Incr/Decr Numerator

1.89 R123 (Offset = 0x7B)

Return to the [Summary Table](#).

Table 1-91. R123 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL1_NUM_STAT_39:32	R	0x28	Bits 39:32 of PLL1_NUM_STAT

1.90 R124 (Offset = 0x7C)

Return to the [Summary Table](#).

Table 1-92. R124 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL1_NUM_STAT_31:24	R	0x0	Bits 31:24 of PLL1_NUM_STAT

1.91 R125 (Offset = 0x7D)

Return to the [Summary Table](#).

Table 1-93. R125 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL1_NUM_STAT_23:16	R	0x11	Bits 23:16 of PLL1_NUM_STAT

1.92 R126 (Offset = 0x7E)

Return to the [Summary Table](#).

Table 1-94. R126 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL1_NUM_STAT_15:8	R	0x79	Bits 15:8 of PLL1_NUM_STAT

1.93 R127 (Offset = 0x7F)

Return to the [Summary Table](#).

Table 1-95. R127 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL1_NUM_STAT	R	0x7A	APLL1 Numerator Status Byte

1.94 R129 (Offset = 0x81)

Return to the [Summary Table](#).

Table 1-96. R129 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved

Table 1-96. R129 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5:0	PLL1_LF_R2	R/W	0x1	PLL1 Loop Filter R2 (Ω) 0x0 = 0 0x1 = 414 0x2 = 880 0x3 = 1294 0x4 = 1625 0x5 = 2039 0x6 = 2505 0x7 = 2919 0x8 = 3250 0x9 = 3664 0xA = 4130 0xB = 4544 0xC = 4875 0xD = 5289 0xE = 5755 0xF = 6169 0x10 = 6400 0x11 = 6814 0x12 = 7280 0x13 = 7694 0x14 = 8025 0x15 = 8439 0x16 = 8905 0x17 = 9319 0x18 = 9650 0x19 = 10064 0x1A = 10530 0x1B = 10944 0x1C = 11275 0x1D = 11689 0x1E = 12155 0x1F = 12569 0x20 = 12800 0x21 = 13214 0x22 = 13680 0x23 = 14094 0x24 = 14425 0x25 = 14839 0x26 = 15305 0x27 = 15719 0x28 = 16050 0x29 = 16464 0x2A = 16930 0x2B = 17344 0x2C = 17675

Table 1-96. R129 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0x2D = 18089 0x2E = 18555 0x2F = 18969 0x30 = 19200 0x31 = 19614 0x32 = 20080 0x33 = 20494 0x34 = 20825 0x35 = 21239 0x36 = 21705 0x37 = 22119 0x38 = 22450 0x39 = 22864 0x3A = 23330 0x3B = 23744 0x3C = 24075 0x3D = 24489 0x3E = 24955 0x3F = 25369

1.95 R130 (Offset = 0x82)

Return to the [Summary Table](#).

Table 1-97. R130 Field Descriptions

Bit	Field	Type	Reset	Description
7:3	RESERVED	R	0x0	Reserved
2:0	PLL1_LF_C1	R/W	0x0	PLL1 Loop Filter C1. Not Used, fixed 100pF 0x0 = 100 pF 0x1 = Reserved 1 0x2 = Reserved 2 0x3 = Reserved 3 0x4 = Reserved 4 0x5 = Reserved 5 0x6 = Reserved 6 0x7 = Reserved 7

1.96 R131 (Offset = 0x83)

Return to the [Summary Table](#).

Table 1-98. R131 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved

Table 1-98. R131 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5:0	PLL1_LF_R3	R/W	0x1	PLL1 Loop Filter R3 (Ω) 0x0 = 0 0x1 = 200 0x2 = 580 0x3 = 148.7 0x4 = 700 0x5 = 155.6 0x6 = 317.2 0x7 = 122.7 0x8 = 800 0x9 = 1000 0xA = 1380 0xB = 948.7 0xC = 1500 0xD = 955.6 0xE = 1117.2 0xF = 922.7 0x10 = 1600 0x11 = 1800 0x12 = 2180 0x13 = 1748.7 0x14 = 2300 0x15 = 1755.6 0x16 = 1917.2 0x17 = 1722.7 0x18 = 2400 0x19 = 2600 0x1A = 2980 0x1B = 2548.7 0x1C = 3100 0x1D = 2555.6 0x1E = 2717.2 0x1F = 2522.7 0x20 = 3200 0x21 = 3400 0x22 = 3780 0x23 = 3348.7 0x24 = 3900 0x25 = 3355.6 0x26 = 3517.2 0x27 = 3322.7 0x28 = 4000 0x29 = 4200 0x2A = 4580 0x2B = 4148.7 0x2C = 4700

Table 1-98. R131 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0x2D = 4155.6 0x2E = 4317.2 0x2F = 4122.7 0x30 = 4800 0x31 = 5000 0x32 = 5380 0x33 = 4948.7 0x34 = 5500 0x35 = 4955.6 0x36 = 5117.2 0x37 = 4922.7 0x38 = 5600 0x39 = 5800 0x3A = 6180 0x3B = 5748.7 0x3C = 6300 0x3D = 5755.6 0x3E = 5917.2 0x3F = 5722.7

1.97 R132 (Offset = 0x84)

Return to the [Summary Table](#).

Table 1-99. R132 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved

Table 1-99. R132 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5:0	PLL1_LF_R4	R/W	0x1	PLL1 Loop Filter R4 See PLL1_LF_R3 for bit settings. 0x0 = 0 0x1 = 200 0x2 = 580 0x3 = 148.7 0x4 = 700 0x5 = 155.6 0x6 = 317.2 0x7 = 122.7 0x8 = 800 0x9 = 1000 0xA = 1380 0xB = 948.7 0xC = 1500 0xD = 955.6 0xE = 1117.2 0xF = 922.7 0x10 = 1600 0x11 = 1800 0x12 = 2180 0x13 = 1748.7 0x14 = 2300 0x15 = 1755.6 0x16 = 1917.2 0x17 = 1722.7 0x18 = 2400 0x19 = 2600 0x1A = 2980 0x1B = 2548.7 0x1C = 3100 0x1D = 2555.6 0x1E = 2717.2 0x1F = 2522.7 0x20 = 3200 0x21 = 3400 0x22 = 3780 0x23 = 3348.7 0x24 = 3900 0x25 = 3355.6 0x26 = 3517.2 0x27 = 3322.7 0x28 = 4000 0x29 = 4200 0x2A = 4580 0x2B = 4148.7

Table 1-99. R132 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0x2C = 4700 0x2D = 4155.6 0x2E = 4317.2 0x2F = 4122.7 0x30 = 4800 0x31 = 5000 0x32 = 5380 0x33 = 4948.7 0x34 = 5500 0x35 = 4955.6 0x36 = 5117.2 0x37 = 4922.7 0x38 = 5600 0x39 = 5800 0x3A = 6180 0x3B = 5748.7 0x3C = 6300 0x3D = 5755.6 0x3E = 5917.2 0x3F = 5722.7

1.98 R133 (Offset = 0x85)

Return to the [Summary Table](#).

Table 1-100. R133 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0x0	Reserved
6:4	PLL1_LF_C4	R/W	0x7	PLL1 Loop Filter C4 See PLL1_LF_C3 for bit settings. 0x0 = 0 0x1 = 40 0x2 = 20 0x3 = 60 0x4 = 10 0x5 = 50 0x6 = 30 0x7 = 70
3	RESERVED	R	0x0	Reserved

Table 1-100. R133 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2:0	PLL1_LF_C3	R/W	0x7	PLL1 Loop Filter C3 0x0 = 0 0x1 = 40 0x2 = 20 0x3 = 60 0x4 = 10 0x5 = 50 0x6 = 30 0x7 = 70

1.99 R134 (Offset = 0x86)

Return to the [Summary Table](#).

Table 1-101. R134 Field Descriptions

Bit	Field	Type	Reset	Description
7:1	RESERVED	R	0x0	Reserved
0	PLL2_NDIV_8:8	R/W	0x0	Bit 8 of PLL2_NDIV

1.100 R135 (Offset = 0x87)

Return to the [Summary Table](#).

Table 1-102. R135 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL2_NDIV	R/W	0x2B	Bits 7:0 of PLL2 N Divider

1.101 R136 (Offset = 0x88)

Return to the [Summary Table](#).

Table 1-103. R136 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL2_NUM_23:16	R/W	0x0	Bits 23:16 of PLL2_NUM

1.102 R137 (Offset = 0x89)

Return to the [Summary Table](#).

Table 1-104. R137 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL2_NUM_15:8	R/W	0x28	Bits 15:8 of PLL2_NUM

1.103 R138 (Offset = 0x8A)

Return to the [Summary Table](#).

Table 1-105. R138 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL2_NUM	R/W	0xE5	PLL2 Fractional Divider Numerator

1.104 R140 (Offset = 0x8C)

Return to the [Summary Table](#).

Table 1-106. R140 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved

Table 1-106. R140 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5:0	PLL2_LF_R2	R/W	0x2	PLL2 Loop Filter R2 See PLL1_LF_R2 for bit settings. 0x0 = 0 0x1 = 200 0x2 = 300 0x3 = 120 0x4 = 580 0x5 = 148.7 0x6 = 197.7 0x7 = 99.4 0x8 = 1067 0x9 = 168.4 0xA = 234.2 0xB = 107.9 0xC = 375.7 0xD = 130.5 0xE = 166.8 0xF = 91 0x10 = 800 0x11 = 1000 0x12 = 1100 0x13 = 920 0x14 = 1380 0x15 = 948.7 0x16 = 997.7 0x17 = 899.4 0x18 = 1867 0x19 = 968.4 0x1A = 1034.2 0x1B = 907.9 0x1C = 1175.7 0x1D = 930.5 0x1E = 966.8 0x1F = 891 0x20 = 1600 0x21 = 1800 0x22 = 1900 0x23 = 1720 0x24 = 2180 0x25 = 1748.7 0x26 = 1797.7 0x27 = 1699.4 0x28 = 2667 0x29 = 1768.4 0x2A = 1834.2 0x2B = 1707.9

Table 1-106. R140 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0x2C = 1975.7 0x2D = 1730.5 0x2E = 1766.8 0x2F = 1691 0x30 = 2400 0x31 = 2600 0x32 = 2700 0x33 = 2520 0x34 = 2980 0x35 = 2548.7 0x36 = 2597.7 0x37 = 2499.4 0x38 = 3467 0x39 = 2568.4 0x3A = 2634.2 0x3B = 2507.9 0x3C = 2775.7 0x3D = 2530.5 0x3E = 2566.8 0x3F = 2491

1.105 R141 (Offset = 0x8D)

Return to the [Summary Table](#).

Table 1-107. R141 Field Descriptions

Bit	Field	Type	Reset	Description
7:3	RESERVED	R	0x0	Reserved
2:0	PLL2_LF_C1	R/W	0x0	PLL2 Loop Filter C1. Not Used, fixed 100pF 0x0 = 100 pF 0x1 = 100 pF 0x2 = 100 pF 0x3 = 100 pF 0x4 = 100 pF 0x5 = 100 pF 0x6 = 100 pF 0x7 = 100 pF

1.106 R142 (Offset = 0x8E)

Return to the [Summary Table](#).

Table 1-108. R142 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved

Table 1-108. R142 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5:0	PLL2_LF_R3	R/W	0x1	PLL2 Loop Filter R3 See PLL1_LF_R3 for bit settings. 0x0 = 0 0x1 = 200 0x2 = 580 0x3 = 148.7 0x4 = 700 0x5 = 155.6 0x6 = 317.2 0x7 = 122.7 0x8 = 800 0x9 = 1000 0xA = 1380 0xB = 948.7 0xC = 1500 0xD = 955.6 0xE = 1117.2 0xF = 922.7 0x10 = 1600 0x11 = 1800 0x12 = 2180 0x13 = 1748.7 0x14 = 2300 0x15 = 1755.6 0x16 = 1917.2 0x17 = 1722.7 0x18 = 2400 0x19 = 2600 0x1A = 2980 0x1B = 2548.7 0x1C = 3100 0x1D = 2555.6 0x1E = 2717.2 0x1F = 2522.7 0x20 = 3200 0x21 = 3400 0x22 = 3780 0x23 = 3348.7 0x24 = 3900 0x25 = 3355.6 0x26 = 3517.2 0x27 = 3322.7 0x28 = 4000 0x29 = 4200 0x2A = 4580 0x2B = 4148.7

Table 1-108. R142 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0x2C = 4700 0x2D = 4155.6 0x2E = 4317.2 0x2F = 4122.7 0x30 = 4800 0x31 = 5000 0x32 = 5380 0x33 = 4948.7 0x34 = 5500 0x35 = 4955.6 0x36 = 5117.2 0x37 = 4922.7 0x38 = 5600 0x39 = 5800 0x3A = 6180 0x3B = 5748.7 0x3C = 6300 0x3D = 5755.6 0x3E = 5917.2 0x3F = 5722.7

1.107 R143 (Offset = 0x8F)

Return to the [Summary Table](#).

Table 1-109. R143 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved

Table 1-109. R143 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5:0	PLL2_LF_R4	R/W	0x1	PLL2 Loop Filter R4 See PLL1_LF_R3 for bit settings. 0x0 = 0 0x1 = 200 0x2 = 580 0x3 = 148.7 0x4 = 700 0x5 = 155.6 0x6 = 317.2 0x7 = 122.7 0x8 = 800 0x9 = 1000 0xA = 1380 0xB = 948.7 0xC = 1500 0xD = 955.6 0xE = 1117.2 0xF = 922.7 0x10 = 1600 0x11 = 1800 0x12 = 2180 0x13 = 1748.7 0x14 = 2300 0x15 = 1755.6 0x16 = 1917.2 0x17 = 1722.7 0x18 = 2400 0x19 = 2600 0x1A = 2980 0x1B = 2548.7 0x1C = 3100 0x1D = 2555.6 0x1E = 2717.2 0x1F = 2522.7 0x20 = 3200 0x21 = 3400 0x22 = 3780 0x23 = 3348.7 0x24 = 3900 0x25 = 3355.6 0x26 = 3517.2 0x27 = 3322.7 0x28 = 4000 0x29 = 4200 0x2A = 4580 0x2B = 4148.7

Table 1-109. R143 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
				0x2C = 4700 0x2D = 4155.6 0x2E = 4317.2 0x2F = 4122.7 0x30 = 4800 0x31 = 5000 0x32 = 5380 0x33 = 4948.7 0x34 = 5500 0x35 = 4955.6 0x36 = 5117.2 0x37 = 4922.7 0x38 = 5600 0x39 = 5800 0x3A = 6180 0x3B = 5748.7 0x3C = 6300 0x3D = 5755.6 0x3E = 5917.2 0x3F = 5722.7

1.108 R144 (Offset = 0x90)

Return to the [Summary Table](#).

Table 1-110. R144 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0x0	Reserved
6:4	PLL2_LF_C4	R/W	0x7	PLL2 Loop Filter C4 See PLL2_LF_C3 for bit settings. 0x0 = 0 0x1 = 40 0x2 = 20 0x3 = 60 0x4 = 10 0x5 = 50 0x6 = 30 0x7 = 70
3	RESERVED	R	0x0	Reserved

Table 1-110. R144 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
2:0	PLL2_LF_C3	R/W	0x7	PLL2 Loop Filter C3 0x0 = 0 0x1 = 40 0x2 = 20 0x3 = 60 0x4 = 10 0x5 = 50 0x6 = 30 0x7 = 70

1.109 R145 (Offset = 0x91)

Return to the [Summary Table](#).

Table 1-111. R145 Field Descriptions

Bit	Field	Type	Reset	Description
7:5	RESERVED	R	0x0	Reserved
4:3	RESERVED	R	0x0	Reserved
2:0	XO_TIMER	R/W	0x1	XO Input Wait Timer Sets the startup time for the oscillator input. 0x0 = 1.6 ms 0x1 = 3.3 ms 0x2 = 6.6 ms 0x3 = 13.1 ms 0x4 = 26.2 ms 0x5 = 52.4 ms 0x6 = 104.9 ms 0x7 = Reserved - 7

1.110 R155 (Offset = 0x9B)

Return to the [Summary Table](#).

Table 1-112. R155 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	NVMSCRC	R	0x32	NVM Stored CRC

1.111 R156 (Offset = 0x9C)

Return to the [Summary Table](#).

Table 1-113. R156 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	NVMCNT	R	0x1	NVM Program Count The NVMCNT increments automatically after every EEPROM Erase/Program Cycle (after a subsequent power-cycle or hard reset). The NVMCNT value is retrieved automatically after reset or after a NVM Commit operation.

1.112 R157 (Offset = 0x9D)

Return to the [Summary Table](#).

Table 1-114. R157 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0x0	Reserved
6	REGCOMMIT	R/WSC	0x0	REG Commit to NVM SRAM Array The REGCOMMIT bit is used to initiate a transfer from the on-chip registers back to the corresponding location in the NVM SRAM Array. The REGCOMMIT bit is automatically cleared to 0 when the transfer is complete.
5	NVMCRCERR	R	0x0	NVM CRC Error Indication This bit will read 1 when a CRC Error has been detected reading back from on-chip EEPROM during device initialization, where the NVMLCRC value does not match NVMSCRC. This bit can only be cleared by successful EEPROM programming and power-on/reset cycle, such that the NVMLCRC value matches NVMSCRC.
4	RESERVED	R	0x0	Reserved
3	NVMCOMMIT	R/WSC	0x0	NVM Commit to Registers The NVMCOMMIT bit is used to initiate a transfer of the on-chip EEPROM contents to internal registers. The transfer happens automatically after reset or when NVMCOMMIT is set to 1. The NVMCOMMIT bit is automatically cleared to 0. The registers cannot be read while a NVM Commit operation is taking place.
2	NVMBUSY	R	0x0	NVM Program Busy Indication This bit will read 1 when an EEPROM Erase/Program cycle is active, during which the EEPROM cannot be accessed.
1:0	RESERVED	R	0x0	Reserved

1.113 R158 (Offset = 0x9E)

Return to the [Summary Table](#).

Table 1-115. R158 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	NVMLCRC	R	0x0	NVM Live CRC This field holds the Live CRC computed from the EEPROM data during device initialization. During initialization, the internal EEPROM controller does a CRC check to compare the Live CRC value with the Stored CRC value written to EEPROM (NVMSCRC byte) in the last NVM program cycle. If the Live and Stored CRC values match (no CRC error), the EEPROM data is valid and the device controller allows normal start-up operation to continue; otherwise, if Live and Stored CRC do not match (CRC error detected), the EEPROM data is considered invalid and the controller halts start-up operation after register load (e.g. PLL lock sequence, etc.). The CRC error status can be read from the NVMCRRCERR bit.

1.114 R160 (Offset = 0xA0)

Return to the [Summary Table](#).

Table 1-116. R160 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	MEMADR	R/W	0xFC	Memory Address The MEMADR value determines the starting address for access to the on-chip memories. NVMDAT register = NVM EEPROM Data Array (Read only) RAMDAT register = NVM SRAM Data Array (Read/Write) ROMDAT register = ROM Data Array (Read only)

1.115 R161 (Offset = 0xA1)

Return to the [Summary Table](#).

Table 1-117. R161 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	NVMDAT	R	0x32	EEPROM Read Data

1.116 R162 (Offset = 0xA2)

Return to the [Summary Table](#).

Table 1-118. R162 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	RAMDAT	R/W	0x0	RAM Read/Write Data

1.117 R164 (Offset = 0xA4)

Return to the [Summary Table](#).

Table 1-119. R164 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	NVMUNLK	R/W	0x0	NVM Program Unlock To perform an EEPROM erase and program operation, this register must be written with a value of 0xEA (unlock code) immediately before setting the NVM_ERASE_PROG bits to 0x3 on the next register write.

1.118 R168 (Offset = 0xA8)

Return to the [Summary Table](#).

Table 1-120. R168 Field Descriptions

Bit	Field	Type	Reset	Description
7:4	RESERVED	R	0x0	Reserved
3	RESERVED	R	0x0	Reserved
2	DPLL_PHASE_LOCK	R	0x0	Reads the DPLL phase lock
1	DPLL_LOCK	R	0x0	Reads the DPLL lock control
0	RESERVED	R	0x0	Reserved

1.119 R180 (Offset = 0xB4)

Return to the [Summary Table](#).

Table 1-121. R180 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved
5:0	DPLL_TUNING_FREE_RUN_37:32	R/W	0x0	Bits 37:32 of DPLL_TUNING_FREE_RUN

1.120 R181 (Offset = 0xB5)

Return to the [Summary Table](#).

Table 1-122. R181 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_TUNING_FREE_RUN_31:24	R/W	0x0	Bits 31:24 of DPLL_TUNING_FREE_RUN

1.121 R182 (Offset = 0xB6)

Return to the [Summary Table](#).

Table 1-123. R182 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_TUNING_FREE_RUN_23:16	R/W	0x0	Bits 23:16 of DPLL_TUNING_FREE_RUN

1.122 R183 (Offset = 0xB7)

Return to the [Summary Table](#).

Table 1-124. R183 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_TUNING_FREE_RUN_15:8	R/W	0x0	Bits 15:8 of DPLL_TUNING_FREE_RUN

1.123 R184 (Offset = 0xB8)

Return to the [Summary Table](#).

Table 1-125. R184 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_TUNING_FREE_RUN	R/W	0x0	DPLL Free-run tuning word

1.124 R185 (Offset = 0xB9)

Return to the [Summary Table](#).

Table 1-126. R185 Field Descriptions

Bit	Field	Type	Reset	Description
7:4	RESERVED	R	0x0	Reserved
3	RESERVED	R	0x0	Reserved
2:1	RESERVED	R	0x0	Reserved

Table 1-126. R185 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	DPLL_REF_HIST_EN	R/W	0x1	Enables DPLL REF tuning history monitor

1.125 R186 (Offset = 0xBA)

Return to the [Summary Table](#).

Table 1-127. R186 Field Descriptions

Bit	Field	Type	Reset	Description
7:5	RESERVED	R	0x0	Reserved
4:0	DPLL_REF_HISTCNT	R/W	0x8	DPLL REF Tuning History Timer Valid range is 0 to 30.

1.126 R187 (Offset = 0xBB)

Return to the [Summary Table](#).

Table 1-128. R187 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0x0	Reserved
6:0	DPLL_REF_HISTDLY_30:24	R/W	0x0	Bits 30:24 of DPLL_REF_HISTDLY

1.127 R188 (Offset = 0xBC)

Return to the [Summary Table](#).

Table 1-129. R188 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_HISTDLY_23:16	R/W	0x0	Bits 23:16 of DPLL_REF_HISTDLY

1.128 R189 (Offset = 0xBD)

Return to the [Summary Table](#).

Table 1-130. R189 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_HISTDLY_15:8	R/W	0x0	Bits 15:8 of DPLL_REF_HISTDLY

1.129 R190 (Offset = 0xBE)

Return to the [Summary Table](#).

Table 1-131. R190 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_HISTDLY	R/W	0x2C	DPLL REF Tuning History delay

1.130 R191 (Offset = 0xBF)

Return to the [Summary Table](#).

Table 1-132. R191 Field Descriptions

Bit	Field	Type	Reset	Description
7:2	RESERVED	R	0x0	Reserved
1	REF_DPLL_DBLR_EN	R/W	0x0	Doubler for VCO1 /8 clock signal frequency for PRIREF/SECREf reference input frequency window detector. (/4 if enabled)
0	REF_DPLL_EN	R/W	0x0	Enables ref path to DPLL TDC

1.131 R192 (Offset = 0xC0)

Return to the [Summary Table](#).

Table 1-133. R192 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	DETECT_MODE_SECREf	R/W	0x1	SECREf Input Energy Detector Mode Control Determines the method for Energy Detection on the SECREf Input. See DETECT_MODE_PRIREF for bit settings. 0x0 = Rising Slew Rate Detector 0x1 = Rising and Falling Slew Rate Detector 0x2 = Falling Slew Rate Detector 0x3 = VIH and VIL Level Detector

Table 1-133. R192 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
5:4	DETECT_MODE_PRIREF	R/W	0x1	PRIREF Input Energy Detector Mode Control Determines the method for Energy Detection on the PRIREF Input. 0x0 = Rising Slew Rate Detector 0x1 = Rising and Falling Slew Rate Detector 0x2 = Falling Slew Rate Detector 0x3 = VIH and VIL Level Detector
3:2	SECREF_LVL_SEL	R/W	0x0	SECREF Input Amplitude Detector See PRIREF_LVL_SEL for description and bit settings. 0x0 = Vid = 200 mV Diff or 400 mVpp Single-Ended 0x1 = Vid = 250 mV Diff or 500 mVpp Single-Ended 0x2 = Vid = 300 mV Diff or 600 mVpp Single-Ended 0x3 = Reserved
1:0	PRIREF_LVL_SEL	R/W	0x0	PRIREF Input Amplitude Detector Specifies the minimum differential input peak-to-peak swing to be qualified. 0x0 = Vid = 200 mV Diff or 400 mVpp Single-Ended 0x1 = Vid = 250 mV Diff or 500 mVpp Single-Ended 0x2 = Vid = 300 mV Diff or 600 mVpp Single-Ended 0x3 = Reserved

1.132 R193 (Offset = 0xC1)

Return to the [Summary Table](#).

Table 1-134. R193 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved
5	PRIREF_EARLY_DET_EN	R/W	0x1	PRIREF Early Clock Detect Enable
4	PRIREF_PH_VALID_EN	R/W	0x0	PRIREF Phase Valid Detect Enable
3	PRIREF_VALTMR_EN	R/W	0x1	PRIREF Validation Timer Enable
2	PRIREF_PPM_EN	R/W	0x1	PRIREF Frequency ppm Detect Enable
1	PRIREF_MISSCLK_EN	R/W	0x1	PRIREF Missing Clock Detect Enable
0	PRIREF_AMPDET_EN	R/W	0x1	PRIREF Amplitude Detect Enable

1.133 R194 (Offset = 0xC2)

Return to the [Summary Table](#).

Table 1-135. R194 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved
5	SECREP_EARLY_DET_EN	R/W	0x1	SECREP Early Clock Detect Enable
4	SECREP_PH_VALID_EN	R/W	0x0	SECREP Phase Valid Detect Enable
3	SECREP_VALTMR_EN	R/W	0x1	SECREP Validation Timer Enable
2	SECREP_PPM_EN	R/W	0x1	SECREP Frequency ppm Detect Enable
1	SECREP_MISSCLK_EN	R/W	0x1	SECREP Missing Clock Detect Enable
0	SECREP_AMPDET_EN	R/W	0x1	SECREP Amplitude Detect Enable

1.134 R195 (Offset = 0xC3)

Return to the [Summary Table](#).

Table 1-136. R195 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved
5:0	PRIREF_MISSCLK_DIV_21:16	R/W	0x0	PRIREF Missing Clock Detection

1.135 R196 (Offset = 0xC4)

Return to the [Summary Table](#).

Table 1-137. R196 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PRIREF_MISSCLK_DIV_15:8	R/W	0x0	PRIREF Missing Clock Detection

1.136 R197 (Offset = 0xC5)

Return to the [Summary Table](#).

Table 1-138. R197 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PRIREF_MISSCLK_DIV	R/W	0x1D	PRIREF Missing Clock Detection

1.137 R198 (Offset = 0xC6)

Return to the [Summary Table](#).

Table 1-139. R198 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved
5:0	SECREP_MISSCLK_DIV_21:16	R/W	0x0	SECREP Missing Clock Detection

1.138 R199 (Offset = 0xC7)

Return to the [Summary Table](#).

Table 1-140. R199 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	SECREP_MISSCLK_DIV_15:8	R/W	0x0	SECREP Missing Clock Detection

1.139 R200 (Offset = 0xC8)

Return to the [Summary Table](#).

Table 1-141. R200 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	SECREP_MISSCLK_DIV	R/W	0x1D	SECREP Missing Clock Detection

1.140 R201 (Offset = 0xC9)

Return to the [Summary Table](#).

Table 1-142. R201 Field Descriptions

Bit	Field	Type	Reset	Description
7:2	RESERVED	R	0x0	Reserved
1	SECREP_WINDOW_DET_DBLR_EN	R/W	0x0	SECREP Window Detection
0	PRIREF_WINDOW_DET_DBLR_EN	R/W	0x0	PRIREF Window Detection

1.141 R202 (Offset = 0xCA)

Return to the [Summary Table](#).

Table 1-143. R202 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved
5:0	PRIREF_EARLY_CLK_DIV_21:16	R/W	0x0	PRIREF Early Clock Detection

1.142 R203 (Offset = 0xCB)

Return to the [Summary Table](#).

Table 1-144. R203 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PRIREF_EARLY_CLK_DIV_15:8	R/W	0x0	PRIREF Early Clock Detection

1.143 R204 (Offset = 0xCC)

Return to the [Summary Table](#).

Table 1-145. R204 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PRIREF_EARLY_CLK_DIV	R/W	0x15	PRIREF Early Clock Detection

1.144 R205 (Offset = 0xCD)

Return to the [Summary Table](#).

Table 1-146. R205 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved
5:0	SECREP_EARLY_CLK_DIV_21:16	R/W	0x0	SECREP Early Clock Detection

1.145 R206 (Offset = 0xCE)

Return to the [Summary Table](#).

Table 1-147. R206 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	SECREP_EARLY_CLK_DIV_15:8	R/W	0x0	SECREP Early Clock Detection

1.146 R207 (Offset = 0xCF)

Return to the [Summary Table](#).

Table 1-148. R207 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	SECREP_EARLY_CLK_DIV	R/W	0x15	SECREP Early Clock Detection

1.147 R208 (Offset = 0xD0)

Return to the [Summary Table](#).

Table 1-149. R208 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0x0	Reserved
6:0	PRIREF_PPM_MIN_14:8	R/W	0x0	PRIREF Frequency Detection

1.148 R209 (Offset = 0xD1)

Return to the [Summary Table](#).

Table 1-150. R209 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PRIREF_PPM_MIN	R/W	0x14	PRIREF Frequency Detection

1.149 R210 (Offset = 0xD2)

Return to the [Summary Table](#).

Table 1-151. R210 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0x0	Reserved
6:0	PRIREF_PPM_MAX_14:8	R/W	0x0	PRIREF Frequency Detection

1.150 R211 (Offset = 0xD3)

Return to the [Summary Table](#).

Table 1-152. R211 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PRIREF_PPM_MAX	R/W	0x16	PRIREF Frequency Detection

1.151 R212 (Offset = 0xD4)

Return to the [Summary Table](#).

Table 1-153. R212 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0x0	Reserved
6:0	SECREP_PPM_MIN_14:8	R/W	0x0	SECREP Frequency Detection

1.152 R213 (Offset = 0xD5)

Return to the [Summary Table](#).

Table 1-154. R213 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	SECREP_PPM_MIN	R/W	0x14	SECREP Frequency Detection

1.153 R214 (Offset = 0xD6)

Return to the [Summary Table](#).

Table 1-155. R214 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0x0	Reserved
6:0	SECREP_PPM_MAX_14:8	R/W	0x0	SECREP Frequency Detection

1.154 R215 (Offset = 0xD7)

Return to the [Summary Table](#).

Table 1-156. R215 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	SECREP_PPM_MAX	R/W	0x16	SECREP Frequency Detection

1.155 R216 (Offset = 0xD8)

Return to the [Summary Table](#).

Table 1-157. R216 Field Descriptions

Bit	Field	Type	Reset	Description
7:4	RESERVED	R	0x0	Reserved
3:2	SECREP_PPMDIV	R/W	0x3	SECREP Frequency Detection 0x0 = 1 0x1 = 4 0x2 = Reserved 0x3 = 16
1:0	PRIREF_PPMDIV	R/W	0x3	PRIREF Frequency Detection 0x0 = 1 0x1 = 4 0x2 = Reserved 0x3 = 16

1.156 R217 (Offset = 0xD9)

Return to the [Summary Table](#).

Table 1-158. R217 Field Descriptions

Bit	Field	Type	Reset	Description
7:4	RESERVED	R	0x0	Reserved
3:0	PRIREF_CNTSTRT_27:24	R/W	0x0	PRIREF Frequency Detection

1.157 R218 (Offset = 0xDA)

Return to the [Summary Table](#).

Table 1-159. R218 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PRIREF_CNTSTRT_23:16	R/W	0x0	PRIREF Frequency Detection

1.158 R219 (Offset = 0xDB)

Return to the [Summary Table](#).

Table 1-160. R219 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PRIREF_CNTSTRT_15:8	R/W	0x19	PRIREF Frequency Detection

1.159 R220 (Offset = 0xDC)

Return to the [Summary Table](#).

Table 1-161. R220 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PRIREF_CNTSTRT	R/W	0x6E	PRIREF Frequency Detection

1.160 R221 (Offset = 0xDD)

Return to the [Summary Table](#).

Table 1-162. R221 Field Descriptions

Bit	Field	Type	Reset	Description
7:4	RESERVED	R	0x0	Reserved
3:0	PRIREF_HOLD_CNTSTRT_27:24	R/W	0x0	PRIREF Frequency Detection

1.161 R222 (Offset = 0xDE)

Return to the [Summary Table](#).

Table 1-163. R222 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PRIREF_HOLD_CNTSTRT_23:16	R/W	0x3	PRIREF Frequency Detection

1.162 R223 (Offset = 0xDF)

Return to the [Summary Table](#).

Table 1-164. R223 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PRIREF_HOLD_CNTSTRT_15:8	R/W	0xD	PRIREF Frequency Detection

1.163 R224 (Offset = 0xE0)

Return to the [Summary Table](#).

Table 1-165. R224 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PRIREF_HOLD_CNTSTRT	R/W	0x47	PRIREF Frequency Detection

1.164 R225 (Offset = 0xE1)

Return to the [Summary Table](#).

Table 1-166. R225 Field Descriptions

Bit	Field	Type	Reset	Description
7:4	RESERVED	R	0x0	Reserved
3:0	SECREf_CNTSTRT_27:24	R/W	0x0	SECREf Frequency Detection

1.165 R226 (Offset = 0xE2)

Return to the [Summary Table](#).

Table 1-167. R226 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	SECREf_CNTSTRT_23:16	R/W	0x0	SECREf Frequency Detection

1.166 R227 (Offset = 0xE3)

Return to the [Summary Table](#).

Table 1-168. R227 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	SECREf_CNTSTRT_15:8	R/W	0x19	SECREf Frequency Detection

1.167 R228 (Offset = 0xE4)

Return to the [Summary Table](#).

Table 1-169. R228 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	SECREP_CNTSTRT	R/W	0x6E	SECREP Frequency Detection

1.168 R229 (Offset = 0xE5)

Return to the [Summary Table](#).

Table 1-170. R229 Field Descriptions

Bit	Field	Type	Reset	Description
7:4	RESERVED	R	0x0	Reserved
3:0	SECREP_HOLD_CNTSTRT_27:24	R/W	0x0	SECREP Frequency Detection

1.169 R230 (Offset = 0xE6)

Return to the [Summary Table](#).

Table 1-171. R230 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	SECREP_HOLD_CNTSTRT_23:16	R/W	0x3	SECREP Frequency Detection

1.170 R231 (Offset = 0xE7)

Return to the [Summary Table](#).

Table 1-172. R231 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	SECREP_HOLD_CNTSTRT_15:8	R/W	0xD	SECREP Frequency Detection

1.171 R232 (Offset = 0xE8)

Return to the [Summary Table](#).

Table 1-173. R232 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	SECREP_HOLD_CNTSTRT	R/W	0x47	SECREP Frequency Detection

1.172 R233 (Offset = 0xE9)

Return to the [Summary Table](#).

Table 1-174. R233 Field Descriptions

Bit	Field	Type	Reset	Description
7:5	RESERVED	R	0x0	Reserved
4:0	PRIREFVLDTMR	R/W	0xA	PRIREF Validation Timer Timer = 0.1 ms x 2 ^{PRIREFVLDTMR} 0x0 = 0.1 ms 0x1 = 0.2 ms 0x2 = 0.4 ms 0x3 = 0.8 ms 0x4 = 1.6 ms 0x5 = 3.2 ms 0x6 = 6.4 ms 0x7 = 12.8 ms 0x8 = 25.6 ms 0x9 = 51.2 ms 0xA = 102.4 ms 0xB = 204.8 ms 0xC = 409.6 ms 0xD = 819.2 ms 0xE = 1.6384 s 0xF = 3.2768 s 0x10 = 6.5536 s 0x11 = 13.1072 s 0x12 = 26.2144 s 0x13 = 52.4288 s 0x14 = 104.8576 s 0x15 = 209.7152 s 0x16 = 419.4304 s 0x17 = 838.8608 s 0x18 = 1677.7216 s 0x19 = 3355.4432 s 0x1A = 6710.8864 s 0x1B = 13421.7728 s 0x1C = 26843.5456 s 0x1D = 53687.0912 s 0x1E = 107374.1824 s 0x1F = 214748.3648 s

1.173 R234 (Offset = 0xEA)

Return to the [Summary Table](#).

Table 1-175. R234 Field Descriptions

Bit	Field	Type	Reset	Description
7:5	RESERVED	R	0x0	Reserved
4:0	SECREFLDTRM	R/W	0xA	SECREFLDTRM Validation Timer Timer = 0.1 ms x 2 ^{SECREFLDTRM} 0x0 = 0.1 ms 0x1 = 0.2 ms 0x2 = 0.4 ms 0x3 = 0.8 ms 0x4 = 1.6 ms 0x5 = 3.2 ms 0x6 = 6.4 ms 0x7 = 12.8 ms 0x8 = 25.6 ms 0x9 = 51.2 ms 0xA = 102.4 ms 0xB = 204.8 ms 0xC = 409.6 ms 0xD = 819.2 ms 0xE = 1.6384 s 0xF = 3.2768 s 0x10 = 6.5536 s 0x11 = 13.1072 s 0x12 = 26.2144 s 0x13 = 52.4288 s 0x14 = 104.8576 s 0x15 = 209.7152 s 0x16 = 419.4304 s 0x17 = 838.8608 s 0x18 = 1677.7216 s 0x19 = 3355.4432 s 0x1A = 6710.8864 s 0x1B = 13421.7728 s 0x1C = 26843.5456 s 0x1D = 53687.0912 s 0x1E = 107374.1824 s 0x1F = 214748.3648 s

1.174 R235 (Offset = 0xEB)

Return to the [Summary Table](#).

Table 1-176. R235 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0x0	Reserved
6:0	PRIREF_PH_VALID_CNT_30:24	R/W	0x0	PRIREF Phase-valid Detection

1.175 R236 (Offset = 0xEC)

Return to the [Summary Table](#).

Table 1-177. R236 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PRIREF_PH_VALID_CNT_23:16	R/W	0xC3	PRIREF Phase-valid Detection

1.176 R237 (Offset = 0xED)

Return to the [Summary Table](#).

Table 1-178. R237 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PRIREF_PH_VALID_CNT_15:8	R/W	0x50	PRIREF Phase-valid Detection

1.177 R238 (Offset = 0xEE)

Return to the [Summary Table](#).

Table 1-179. R238 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PRIREF_PH_VALID_CNT	R/W	0x0	PRIREF Phase-valid Detection

1.178 R239 (Offset = 0xEF)

Return to the [Summary Table](#).

Table 1-180. R239 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0x0	Reserved
6:0	SECREP_PH_VALID_CNT_30:24	R/W	0x0	SECREP Phase-valid Detection

1.179 R240 (Offset = 0xF0)

Return to the [Summary Table](#).

Table 1-181. R240 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	SECREP_PH_VALID_CNT_23:16	R/W	0xC3	SECREP Phase-valid Detection

1.180 R241 (Offset = 0xF1)

Return to the [Summary Table](#).

Table 1-182. R241 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	SECREP_PH_VALID_CNT_15:8	R/W	0x50	SECREP Phase-valid Detection

1.181 R242 (Offset = 0xF2)

Return to the [Summary Table](#).

Table 1-183. R242 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	SECREP_PH_VALID_CNT	R/W	0x0	SECREP Phase-valid Detection

1.182 R243 (Offset = 0xF3)

Return to the [Summary Table](#).

Table 1-184. R243 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved
5:0	PRIREF_PH_VALID_THR	R/W	0x0	PRIREF Phase Valid Threshold

1.183 R244 (Offset = 0xF4)

Return to the [Summary Table](#).

Table 1-185. R244 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved
5:0	SECREP_PH_VALID_THR	R/W	0x0	SECREP Phase Valid Threshold

1.184 R249 (Offset = 0xF9)

Return to the [Summary Table](#).

Table 1-186. R249 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved
5:4	DPLL_SECREP_AUTO_PRTY	R/W	0x2	Set priority for SECREP See DPLL_PRIREF_AUTO_PRTY for bit settings. 0x0 = Not available for selection 0x1 = First priority 0x2 = Second priority 0x3 = Reserved
3:2	RESERVED	R	0x0	Reserved
1:0	DPLL_PRIREF_AUTO_PRTY	R/W	0x1	Set priority for PRIREF 0x0 = Not available for selection 0x1 = First priority 0x2 = Second priority 0x3 = Reserved

1.185 R252 (Offset = 0xFC)

Return to the [Summary Table](#).

Table 1-187. R252 Field Descriptions

Bit	Field	Type	Reset	Description
7:5	RESERVED	R	0x0	Reserved
4	DPLL_FASTLOCK_ALWAYS	R/W	0x0	Enable DPLL fast lock
3	RESERVED	R	0x0	Reserved
2	DPLL_HLDOVR_MODE	R/W	0x1	DPLL Holdover mode when tuning word history unavailable 0x0 = Enter free-run mode 0x1 = Hold last control value prior to holdover
1	RESERVED	R	0x0	Reserved

Table 1-187. R252 Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	DPLL_LOOP_EN	R/W	0x1	DPLL Enable

1.186 R257 (Offset = 0x101)

Return to the [Summary Table](#).

Table 1-188. R257 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_PRIREF_RDIV	R/W	0x1	DPLL PRIREF divider control

1.187 R259 (Offset = 0x103)

Return to the [Summary Table](#).

Table 1-189. R259 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_SECREP_RDIV	R/W	0x1	DPLL SECREP divider control

1.188 R286 (Offset = 0x11E)

Return to the [Summary Table](#).

Table 1-190. R286 Field Descriptions

Bit	Field	Type	Reset	Description
7:2	RESERVED	R	0x0	Reserved
1:0	DPLL_REF_TMR_FL1_9:8	R/W	0x2	DPLL Loop Filter

1.189 R287 (Offset = 0x11F)

Return to the [Summary Table](#).

Table 1-191. R287 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_TMR_FL1	R/W	0x30	DPLL Loop Filter

1.190 R288 (Offset = 0x120)

Return to the [Summary Table](#).

Table 1-192. R288 Field Descriptions

Bit	Field	Type	Reset	Description
7:2	RESERVED	R	0x0	Reserved
1:0	DPLL_REF_TMR_FL2_9:8	R/W	0x0	DPLL Loop Filter

1.191 R289 (Offset = 0x121)

Return to the [Summary Table](#).

Table 1-193. R289 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_TMR_FL2	R/W	0xEE	DPLL Loop Filter

1.192 R290 (Offset = 0x122)

Return to the [Summary Table](#).

Table 1-194. R290 Field Descriptions

Bit	Field	Type	Reset	Description
7:2	RESERVED	R	0x0	Reserved
1:0	DPLL_REF_TMR_LCK_9:8	R/W	0x2	DPLL Phase Lock Detection

1.193 R291 (Offset = 0x123)

Return to the [Summary Table](#).

Table 1-195. R291 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_TMR_LCK	R/W	0xCA	DPLL Phase Lock Detection

1.194 R304 (Offset = 0x130)

Return to the [Summary Table](#).

Table 1-196. R304 Field Descriptions

Bit	Field	Type	Reset	Description
7:4	RESERVED	R	0x0	Reserved
3:0	DPLL_REF_FB_PRE_DIV	R/W	0x1	DPLL REF Feedback Pre Divider value Divider value ranges from 2 to 17. Divider value = DPLL_REF_FB_PRE_DIV + 2. 0x0 = 2 0x1 = 3 0x2 = 4 0x3 = 5 0x4 = 6 0x5 = 7 0x6 = 8 0x7 = 9 0x8 = 10 0x9 = 11 0xA = 12 0xB = 13 0xC = 14 0xD = 15 0xE = 16 0xF = 17

1.195 R305 (Offset = 0x131)

Return to the [Summary Table](#).

Table 1-197. R305 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved
5:0	DPLL_REF_FB_DIV_29:24	R/W	0x0	Bits 29:24 of DPLL_REF_FB_DIV

1.196 R306 (Offset = 0x132)

Return to the [Summary Table](#).

Table 1-198. R306 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_FB_DIV_23:16	R/W	0x0	Bits 23:16 of DPLL_REF_FB_DIV

1.197 R307 (Offset = 0x133)

Return to the [Summary Table](#).

Table 1-199. R307 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_FB_DIV_15:8	R/W	0x0	Bits 15:8 of DPLL_REF_FB_DIV

1.198 R308 (Offset = 0x134)

Return to the [Summary Table](#).

Table 1-200. R308 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_FB_DIV	R/W	0x10	DPLL REF Feedback Divider value

1.199 R309 (Offset = 0x135)

Return to the [Summary Table](#).

Table 1-201. R309 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_NUM_39:32	R/W	0xAA	Bits 39:32 of DPLL_REF_NUM

1.200 R310 (Offset = 0x136)

Return to the [Summary Table](#).

Table 1-202. R310 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_NUM_31:24	R/W	0xAA	Bits 31:24 of DPLL_REF_NUM

1.201 R311 (Offset = 0x137)

Return to the [Summary Table](#).

Table 1-203. R311 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_NUM_23:16	R/W	0xAA	Bits 23:16 of DPLL_REF_NUM

1.202 R312 (Offset = 0x138)

Return to the [Summary Table](#).

Table 1-204. R312 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_NUM_15:8	R/W	0xAA	Bits 15:8 of DPLL_REF_NUM

1.203 R313 (Offset = 0x139)

Return to the [Summary Table](#).

Table 1-205. R313 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_NUM	R/W	0xAA	DPLL REF FB Divider Numerator

1.204 R314 (Offset = 0x13A)

Return to the [Summary Table](#).

Table 1-206. R314 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_DEN_39:32	R/W	0xFF	Bits 39:32 of DPLL_REF_DEN

1.205 R315 (Offset = 0x13B)

Return to the [Summary Table](#).

Table 1-207. R315 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_DEN_31:24	R/W	0xFF	Bits 31:24 of DPLL_REF_DEN

1.206 R316 (Offset = 0x13C)

Return to the [Summary Table](#).

Table 1-208. R316 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_DEN_23:16	R/W	0xFF	Bits 23:16 of DPLL_REF_DEN

1.207 R317 (Offset = 0x13D)

Return to the [Summary Table](#).

Table 1-209. R317 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_DEN_15:8	R/W	0xFF	Bits 15:8 of DPLL_REF_DEN

1.208 R318 (Offset = 0x13E)

Return to the [Summary Table](#).

Table 1-210. R318 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_DEN	R/W	0xFF	DPLL REF FB Divider denominator

1.209 R320 (Offset = 0x140)

Return to the [Summary Table](#).

Table 1-211. R320 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0x0	Reserved
6:0	DPLL_REF_LOCKDET_PPM_MAX_14:8	R/W	0x0	DPLL DCO Lock Detection

1.210 R321 (Offset = 0x141)

Return to the [Summary Table](#).

Table 1-212. R321 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_LOCKDET_PPM_MAX	R/W	0xA	DPLL DCO Lock Detection

1.211 R322 (Offset = 0x142)

Return to the [Summary Table](#).

Table 1-213. R322 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved
5:0	DPLL_REF_LOCKDET_CNTSTRT_29:24	R/W	0x0	DPLL DCO Lock Detection

1.212 R323 (Offset = 0x143)

Return to the [Summary Table](#).

Table 1-214. R323 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_LOCKDET_CNTSTRT_23:16	R/W	0x24	DPLL DCO Lock Detection

1.213 R324 (Offset = 0x144)

Return to the [Summary Table](#).

Table 1-215. R324 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_LOCKDET_CNTSTRT_15:8	R/W	0x9F	DPLL DCO Lock Detection

1.214 R325 (Offset = 0x145)

Return to the [Summary Table](#).

Table 1-216. R325 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_LOCKDET_CNTSTRT	R/W	0x0	DPLL DCO Lock Detection

1.215 R326 (Offset = 0x146)

Return to the [Summary Table](#).

Table 1-217. R326 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved
5:0	DPLL_REF_LOCKDET_VCO_CNTS TRT_29:24	R/W	0x0	DPLL DCO Lock Detection

1.216 R327 (Offset = 0x147)

Return to the [Summary Table](#).

Table 1-218. R327 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_LOCKDET_VCO_CNTS TRT_23:16	R/W	0x98	DPLL DCO Lock Detection

1.217 R328 (Offset = 0x148)

Return to the [Summary Table](#).

Table 1-219. R328 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_LOCKDET_VCO_CNTS TRT_15:8	R/W	0x96	DPLL DCO Lock Detection

1.218 R329 (Offset = 0x149)

Return to the [Summary Table](#).

Table 1-220. R329 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_LOCKDET_VCO_CNTS TRT	R/W	0x80	DPLL DCO Lock Detection

1.219 R330 (Offset = 0x14A)

Return to the [Summary Table](#).

Table 1-221. R330 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0x0	Reserved
6:0	DPLL_REF_UNLOCKDET_PPM_M AX_14:8	R/W	0x0	DPLL DCO Unlock Detection

1.220 R331 (Offset = 0x14B)

Return to the [Summary Table](#).

Table 1-222. R331 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_UNLOCKDET_PPM_M AX	R/W	0x64	DPLL DCO Unlock Detection

1.221 R333 (Offset = 0x14D)

Return to the [Summary Table](#).

Table 1-223. R333 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL2_DEN_23:16	R/W	0x0	APLL2 denominator [23:16]

1.222 R334 (Offset = 0x14E)

Return to the [Summary Table](#).

Table 1-224. R334 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL2_DEN_15:8	R/W	0x3D	APLL2 denominator [15:8]

1.223 R335 (Offset = 0x14F)

Return to the [Summary Table](#).

Table 1-225. R335 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL2_DEN	R/W	0x9	APLL2 denominator [7:0]

1.224 R336 (Offset = 0x150)

Return to the [Summary Table](#).

Table 1-226. R336 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved
5:0	DPLL_REF_UNLOCKDET_VCO_C NTSTRT_29_24	R/W	0x0	DPLL DCO Unlock Detection

1.225 R337 (Offset = 0x151)

Return to the [Summary Table](#).

Table 1-227. R337 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_UNLOCKDET_VCO_C NTSTRT_23_16	R/W	0x98	DPLL DCO Unlock Detection

1.226 R338 (Offset = 0x152)

Return to the [Summary Table](#).

Table 1-228. R338 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_REF_UNLOCKDET_VCO_CNTSTRT_15_8	R/W	0x96	DPLL DCO Unlock Detection

1.227 R339 (Offset = 0x153)

Return to the [Summary Table](#).

Table 1-229. R339 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	PLL1_24b_NUM_MSB	R/W	0x0	If APLL1 has 24-bit programmable denominator, then this register is APLL1 numerator [23:16].

1.228 R346 (Offset = 0x15A)

Return to the [Summary Table](#).

Table 1-230. R346 Field Descriptions

Bit	Field	Type	Reset	Description
7:2	RESERVED	R	0x0	Reserved
1	RESERVED	R	0x0	Reserved
0	DPLL_FDEV_EN	R/W	0x0	DPLL Freq Incr/Decr enable via pin or reg control

1.229 R347 (Offset = 0x15B)

Return to the [Summary Table](#).

Table 1-231. R347 Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RESERVED	R	0x0	Reserved
5:0	DPLL_FDEV_37:32	R/W	0x0	Bits 37:32 of DPLL_FDEV

1.230 R348 (Offset = 0x15C)

Return to the [Summary Table](#).

Table 1-232. R348 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_FDEV_31:24	R/W	0x0	Bits 31:24 of DPLL_FDEV

1.231 R349 (Offset = 0x15D)

Return to the [Summary Table](#).

Table 1-233. R349 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_FDEV_23:16	R/W	0x0	Bits 23:16 of DPLL_FDEV

1.232 R350 (Offset = 0x15E)

Return to the [Summary Table](#).

Table 1-234. R350 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_FDEV_15:8	R/W	0x0	Bits 15:8 of DPLL_FDEV

1.233 R351 (Offset = 0x15F)

Return to the [Summary Table](#).

Table 1-235. R351 Field Descriptions

Bit	Field	Type	Reset	Description
7:0	DPLL_FDEV	R/W	0x0	DPLL Freq Incr/Decr Numerator Step Word This step word is computed based on the desired DCO frequency step size in ppb (parts-per-billion).

Revision History



NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from July 1, 2020 to July 31, 2025 (from Revision * (July 2020) to Revision A (July 2025))	Page
• Updated Device Registers section.....	7

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated