







LMK1D1208I

SNAS828A - FEBRUARY 2022 - REVISED JUNE 2023

LMK1D1208I I²C-Configurable, Low-Additive Jitter LVDS Buffer

1 Features

- High-performance LVDS clock buffer family with 2 inputs and 8 outputs
- Output frequency up to 2 GHz
- Supply voltage: $1.8 \text{ V} / 2.5 \text{ V} / 3.3 \text{ V} \pm 5\%$
- Device configurability through I²C programming
 - Individual input and output enable/disable
 - Individual output amplitude select (standard or boosted)
 - Bank input multiplexer
- Four programmable I²C addresses through IDX
- Low additive jitter: < 60 fs RMS maximum in 12-kHz to 20-MHz at 156.25 MHz
 - Very low phase noise floor: -164 dBc/Hz (typical)
- Very low propagation delay: < 575 ps maximum
- Output skew: 20 ps maximum
- Universal inputs accept LVDS, LVPECL, LVCMOS, **HCSL** and CML
- Fail-safe inputs
- LVDS reference voltage, $V_{AC\ REF}$, available for capacitive coupled inputs
- Industrial temperature range: -40°C to 105°C
- Packages available
 - 6-mm × 6-mm, 40-Pin VQFN (RHA)

2 Applications

- Telecommunications and networking
- Medical imaging
- Test and measurement equipment
- Wireless communications
- Pro audio/video

3 Description

The LMK1D1208I is an I²C-programmable LVDS clock buffer. The device has two inputs and eight pairs of differential LVDS clock outputs (OUT0 through OUT7) with minimum skew for clock distribution. The inputs can either be LVDS, LVPECL, LVCMOS, HCSL, or CML.

The LMK1D1208I is specifically designed for driving $50-\Omega$ transmission lines. When driving inputs in single-ended mode, apply the appropriate bias voltage to the unused negative input pin (see Figure 9-6).


I²C programming enables this device to be configured as a single bank buffer (one of the two inputs is distributed to eight output pairs) or as a dual bank buffer (each input is distributed to four outputs pairs). Each output can be configured to have either a standard (350 mV) or boosted (500 mV) swing. This device also incorporates individual output channel enable or disable through I²C programming. The LMK1D1208I has fail-safe inputs that prevent oscillation at the outputs in the absence of an input signal and allows for input signals before VDD is supplied.

The device operates in a 1.8-V, 2.5-V, or 3.3-V supply environment and is characterized from -40°C to 105°C (ambient temperature).

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE (NOM) ⁽²⁾	
LMK1D1208I	VQFN (40)	6.00 mm × 6.00 mm	

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Application Example



Table of Contents

1 Features	9.5 Programming2
2 Applications1	9.6 Register Maps2
3 Description	10 Application and Implementation2
4 Revision History2	10.1 Application Information2
5 Device Comparison3	10.2 Typical Application2
6 Pin Configuration and Functions4	10.3 Power Supply Recommendations2
7 Specifications6	10.4 Layout2
7.1 Absolute Maximum Ratings6	11 Device and Documentation Support3
7.2 ESD Ratings6	11.1 Documentation Support3
7.3 Recommended Operating Conditions6	11.2 Receiving Notification of Documentation Updates 3
7.4 Thermal Information7	11.3 Support Resources3
7.5 Electrical Characteristics7	11.4 Trademarks3
7.6 Typical Characteristics11	11.5 Electrostatic Discharge Caution3
8 Parameter Measurement Information12	11.6 Glossary3
9 Detailed Description14	12 Mechanical, Packaging, and Orderable
9.1 Overview14	Information3
9.2 Functional Block Diagram14	12.1 Package Option Addendum3
9.3 Feature Description	12.2 Tape and Reel Information3
9.4 Device Functional Modes18	•

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	nanges from Revision " (February 2022) to Revision A (June 2023)	Page
•	Changed table title from: Device Information to: Package Information	1
•	Added the Device Comparison table for the LMK1Dxxxx buffer device family	3
•	Moved the Power Supply Recommendations and Layout sections to the Application and Implementation	
	section	28



5 Device Comparison

DEVICE	DEVICE TYPE	FEATURES	OUTPUT SWING	PACKAGE	BODY SIZE	
LMK1D2108 Dual 1		Global output enable and swing	350 mV	VQFN (48)	7.00 mm × 7.00 mm	
LIVIK 1D2 100	Dual 1.6	control through pin control	500 mV	VQFIN (40)	7.00 111111 × 7.00 111111	
LMK1D2106	Dual 1:6	Global output enable and swing	350 mV	VQFN (40)	6.00 mm × 6.00 mm	
LIVIK 1D2 100	Dual 1.0	control through pin control	500 mV	VQFN (40)	0.00 111111 × 0.00 111111	
LMK1D2104	Dual 1:4	Global output enable and swing	350 mV	\/OFN (20)	5.00 mm × 5.00 mm	
LIVIK I DZ 104	Dual 1.4	control through pin control	500 mV	VQFN (28)	5.00 mm × 5.00 mm	
LMK1D2102	Dual 1:2	Global output enable and swing	350 mV	VOEN (46)	3.00 mm × 3.00 mm	
LIVIK 1D2 102	Dual 1:2	control through pin control	500 mV	VQFN (16)		
LMK1D1216	2:16	Global output enable control through pin control	350 mV	\/OFN (40)	7.00 mm × 7.00 mm	
LMKIDIZIO			500 mV	VQFN (48)		
LMK1D1212	2:12	Global output enable control	350 mV	VOEN (40)	6.00 mm × 6.00 mm	
LINIKTUTZTZ		through pin control	500 mV	VQFN (40)		
L MICA DA 200D	0.0	Individual output enable control through pin control	350 mV	VOCN (40)	6.00 mm × 6.00 mm	
LMK1D1208P	2:8		500 mV	VQGN (40)		
LMK1D1208I	2:8	Individual output enable control	350 mV	VOEN (40)	6.00 mm v 6.00 mm	
LIVIK ID 12001	2.0	through I ² C	500 mV	VQFN (40)	6.00 mm × 6.00 mm	
LMK1D1208	2:8	Global output enable control through pin control	350 mV	VQFN (28)	5.00 mm × 5.00 mm	
LMK1D1204P	2:4	Individual output enable control through pin control	350 mV	VQGN (28)	5.00 mm × 5.00 mm	
LMK1D1204	2:4	Global output enable control through pin control	350 mV	VQFN (16)	3.00 mm × 3.00 mm	



6 Pin Configuration and Functions




Figure 6-1. LMK1D1208I: RHA Package 40-Pin VQFN (Top View)

Table 6-1. Pin Functions

PIN		- TYPE (1)	DESCRIPTION		
NAME	LMK1D1208I	- ITPE(')	DESCRIPTION		
DIFFERENTIAL/SINGLE-E	NDED CLOCK INPU	Т			
IN0_P, IN0_N	12, 13	I	Primary: Differential input pair or single-ended input		
IN1_P, IN1_N	8, 9	I	Secondary: Differential input pair or single-ended input.		
I ² C PROGRAMMING					
SDA	5	I/O	I ² C data		
SCL	6	I	I ² C clock		
IDX0	15	I,S,PU	I ² C address bit[0]. This is a 2-level input that is decoded in conjunction with pin 15 to set the I ² C address. It has internal 670 -kΩ pullup.		
IDX1	16	I,S, PU	I^2C address bit[1]. This is a 2-level input that is decoded in conjunction with pin 16 to set the I^2C address. It has internal 670-kΩ pullup.		
BIAS VOLTAGE OUTPUT					
V _{AC_REF0} , V _{AC_REF1}	14, 10	0	Bias voltage output for capacitive coupled inputs. If used, TI recommends using a 0.1-µF capacitor to GND on this pin.		
DIFFERENTIAL CLOCK O	UTPUT				
OUT0_P, OUT0_N	18, 19	0	Differential LVDS output pair number 0		
OUT1_P, OUT1_N	22, 23	0	Differential LVDS output pair number 1		
OUT2_P, OUT2_N	24, 25	0	Differential LVDS output pair number 2		
OUT3_P, OUT3_N	28, 29	0	Differential LVDS output pair number 3		
OUT4_P, OUT4_N	32, 33	0	Differential LVDS output pair number 4		
OUT5_P, OUT5_N	34, 35	0	Differential LVDS output pair number 5		
OUT6_P, OUT6_N	38, 39	0	Differential LVDS output pair number 6		
OUT7_P, OUT7_N	2, 3	0	Differential LVDS output pair number 7		

Table 6-1. Pin Functions (continued)

Table 6-1. Fill Fullctions (Continueu)						
PI	N	TYPE ⁽¹⁾	DESCRIPTION			
NAME LMK1D1208I		ITPE	DESCRIPTION			
SUPPLY VOLTAGE						
V _{DD}	11, 20, 40	Device power supply (1.8 V, 2.5 V, or 3.3 V)				
GROUND						
DAP DAP		G	Die Attach Pad. Connect to the printed circuit board (PCB) ground plane for heat dissipation.			
NO CONNECT						
NC	1, 4, 7, 17, 21, 26, 27, 30, 31, 36, 37	_	No connection. Leave floating.			

- (1) The definitions below define the I/O type for each pin.
 - I = Input
 - O = Output
 - I / O = Input / Output
 - PU = Internal 670-kΩ Pullup
 - S = Hardware Configuration Pin
 - P = Power Supply
 - G = Ground



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V_{DD}	Supply voltage	-0.3	3.6	V
V _{IN}	Input voltage	-0.3	3.6	V
Vo	Output voltage	-0.3	V _{DD} + 0.3	V
I _{IN}	Input current	-20	20	mA
Io	Continuous output current	-50	50	mA
TJ	Junction temperature		135	°C
T _{stg}	Storage temperature (2)	-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Device unpowered

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±3000	\/
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
		3.3-V supply	3.135	3.3	3.465	
	2.5-V supply	2.375	2.5	2.625	V	
		1.8-V supply	1.71	1.8	1.89	
Supply Ramp	Supply voltage ramp	Requires monotonic ramp (10-90% of V_{DD})	0.1		20	ms
T _A	Operating free-air temperature		-40		105	°C
TJ	Operating junction temperature		-40		135	°C

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.4 Thermal Information

		LMK1D1208I	
	THERMAL METRIC ⁽¹⁾	VQFN	UNIT
		40 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	39.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	32.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	20.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	20.2	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	8.3	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SU	JPPLY CHARACTERISTICS	1				
IDD _{STAT}	LMK1D1208I	All-outputs enabled and unterminated, f = 0 Hz (AMP_SEL =1)		55		mA
IDD _{100M}	LMK1D1208I	All-outputs enabled, R_L = 100 Ω , f =100 MHz (AMP_SEL = 0, default)		75	95	mA
IDD _{100M}	LMK1D1208I	All-outputs enabled, RL = 100 Ω , f = 100 MHz, AMP_SEL = 1			110	mA
IDX INPUT	CHARACTERISTICS (Applies to V_{DE}	$_{0}$ = 1.8 V ± 5%, 2.5 V ± 5% and 3.3 V ± 5%)		•	
V_{IH}	Input high voltage	Minimum input voltage for a logical "1" state	0.7 × V _{CC}	V _C	c + 0.3	V
V _{IL}	Input low voltage	Maximum input voltage for a logical "0" state	-0.3	0.3	× V _{CC}	V
I _{IH}	Input high current	V_{DD} can be 1.8V/2.5V/3.3V with $V_{IH} = V_{DD}$			30	μΑ
I _{IL}	Input low current	V_{DD} can be 1.8V/2.5V/3.3V with $V_{IH} = V_{DD}$	-30			μΑ
R _{pull-up(IDX)}	Input pullup resistor			670		kΩ
I ² C INTERF	ACE CHARACTERISTICS (Applies t	o V_{DD} = 1.8 V ± 5%, 2.5 V ± 5% and 3.3 V	± 5%)		•	
V _{IH}	Input high voltage		0.7 × V _{CC}	V _C	c + 0.3	V
V _{IL}	Input low voltage		-0.3	0.3	× V _{CC}	V
I _{IH}	Input high current				30	μA
I _{IL}	Input low current		-30			μA
C _{IN_SE}	Input capacitance	at 25°C		2		pF
V _{OL}	Output low voltage	I _{OL} = 3 mA			0.3	V
		Standard			100	
f _{SCL}	I ² C clock rate	Fast mode			400	kHz
		Ultra Fast mode			1000	
t _{SU(START)}	START condition setup time	SCL high before SDA low	0.6			us
t _H (START)	START condition hold time	SCL low after SDA low	0.6			us
t _{W(SCLH)}	SCL pulse width high		0.6			us
t _{W(SCLL)}	SCL pulse width low		1.3			us
t _{SU(SDA)}	SDA setup time		100			ns



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{H(SDA)}	SDA hold time	SDA valid after SCL low	0		0.9	us
t _{R(IN)}	SDA/SCL input rise time			,	300	ns
F(IN)	SDA/SCL input fall time				300	ns
F(OUT)	SDA output fall time	C _{BUS} <= 400 pF			300	ns
t _{SU} (STOP)	STOP condition setup time		0.6			us
t _{BUS}	Bus free time between STOP and START		1.3	·		us
	DED LVCMOS/LVTTL CLOCK INPUT (App	lies to V _{DD} = 1.8 V ± 5%, 2.5 V ± 5%		5%)		
f _{IN}	Input frequency	Clock input	DC		250	MHz
V _{IN_S-E}	Single-ended Input Voltage Swing	Assumes a square wave input with two levels	0.4		3.465	V
dVIN/dt	Input Slew Rate (20% to 80% of the amplitude)		0.05			V/ns
ін	Input high current	V _{DD} = 3.465 V, V _{IH} = 3.465 V			50	μΑ
l _{IL}	Input low current	V _{DD} = 3.465 V, V _{IL} = 0 V	-30			μA
C _{IN_SE}	Input capacitance	at 25°C		3.5		pF
	TAL CLOCK INPUT (Applies to V _{DD} = 1.8 \					P1
f _{IN}	Input frequency	Clock input			2	GHz
IIN		V _{ICM} = 1 V (V _{DD} = 1.8 V)	0.3		2.4	JI 12
$V_{IN,DIFF(p-p)}$	Differential input voltage peak-to-peak {2*(V _{INP} -V _{INN})}	$V_{ICM} = 1.0 \text{ (}V_{DD} = 1.8 \text{ V)}$ $V_{ICM} = 1.25 \text{ V (}V_{DD} = 2.5 \text{ V/3.3 V)}$	0.3		2.4	V_{PP}
V _{ICM}	Input common mode voltage	V _{IN,DIFF(P-P)} > 0.4 V (V _{DD} = 1.8 V/2.5/3.3 V)	0.3		2.4	V
I _{IH}	Input high current	V _{DD} = 3.465 V, V _{INP} = 2.4 V, V _{INN} = 1.2 V			30	μA
I _{IL}	Input low current	V _{DD} = 3.465 V, V _{INP} = 0 V, V _{INN} = 1.2 V	-30			μA
C _{IN_S-E}	Input capacitance (Single-ended)	at 25°C		3.5		pF
	UTPUT CHARACTERISTICS	4.20 0				Ρ,
	Differential output voltage magnitude	V				
VOD	V _{OUTP} - V _{OUTN}	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}, R_{LOAD} = 100$ $\Omega, AMP_SEL = 0$	250	350	450	mV
VOD	Differential output voltage magnitude V _{OUTP} - V _{OUTN}	$V_{IN,DIFF(P-P)} = 0.3 \text{ V, R}_{LOAD} = 100$ $\Omega, \text{AMP_SEL} = 1$	400	500	650	mV
ΔVOD	Change in differential output voltage magnitude. Per output, defined as the difference between VOD in logic hi/lo states.	$V_{\text{IN,DIFF(P-P)}}$ = 0.3 V, R_{LOAD} = 100 Ω , AMP_SEL = 0	-15		15	mV
ΔVOD	Change in differential output voltage magnitude	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}, R_{LOAD} = 100$ $\Omega, AMP_SEL = 1$	-20		20	mV
V	Steady-state common mode output	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}, R_{LOAD} = 100$ $\Omega \text{ (V}_{DD} = 1.8 \text{ V)}$	1		1.2	V
V _{OC(SS)}	voltage	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}, R_{LOAD} = 100$ $\Omega (V_{DD} = 2.5 \text{ V}/3.3 \text{ V})$	1.1		1.375	v
V	Steady-state common mode output	$V_{IN,DIFF(P-P)} = 0.3 \text{ V, R}_{LOAD} = 100 \Omega$ (VDD = 1.8 V), AMP_SEL = 1	0.8		1	V
V _{OC(SS)}	voltage	$V_{\text{IN,DIFF(P-P)}} = 0.3 \text{ V, R}_{\text{LOAD}} = 100 \Omega$ (VDD = 2.5 V/3.3 V), AMP_SEL = 1	0.9		1.1	V
$\Delta_{VOC(SS)}$	Change in steady-state common mode output voltage. Per output, defined as the difference in VOC in logic hi/lo states.	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}, R_{LOAD} = 100$ $\Omega, AMP_SEL = 0$	-15		15	mV
$\Delta_{VOC(SS)}$	Change in steady-state common mode output voltage	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}, R_{LOAD} = 100$ $\Omega, AMP_SEL = 1$	-20		20	mV

www.ti.com

Muxiso Nos Output AC common mode Output AC common mode Vospericipies 0.3 V. R _{LOAD} = 100 0.4 MP_SEL = 1 0.5	AX	UNIT
Vos Output AC common mode Q , AMP , SEL = 0 Q ,	0.1	V _{OD}
Oscillation Continuor Commonmode Co	100	$\mathrm{mV}_{\mathrm{pp}}$
Short-circuit output current (common-mode) Vourp = Vourn = 0 -24	150	mV_{pp}
tep Propagation delay Voury = Voury = U Dury = U tep Propagation delay Voury = Voury = U Voury = Voury = Voury = U Voury = Voury = Voury = U Voury = Vou	12	mA
Skw between outputs with the same load conditions (4 and 8 channel) (8) Skw between outputs with the same load conditions (4 and 8 channel) (8) Skw between outputs on different parts subjected to the same operating conditions with the same input and output loading. So% duty cycle input, crossing point-to-crossing-point distortion (4) Fi _N = 156.25 MHz with 50% duty-cycle, input slew rate = 1.5V/ns, integration range = 12 kHz = 20	24	mA
tsk, o Output skew same load conditions (4 and 8 channel) (3) Skew between outputs on different parts subjected to the same operating conditions with the same input and output loading. tsk, P Part-to-part skew 50% duty cycle input, crossing point-to-crossing-point distortion (4) tsk, P Pulse skew 50% duty cycle input, crossing point-to-crossing-point distortion (4) tr _{AUIT(ADD)} Random additive Jitter (rms) 50% duty cycle, input slew rate = 1.5V/ns, integration range = 12 kHz - 20 so MHz, with output load R _{LOAD} = 100 Ω Phase Noise for a carrier frequency of 156.25 MHz with 50% duty-cycle, input slew rate = 1.5V/ns with output load R _{LOAD} = 100 Ω PN _{1kHz} - 143 PN _{1kHz} - 152 PN _{1chtz} - 152 PN _{1chtz} - 152 PN _{1chtz} - 155 PN _{1chtz} - 156.25 MHz. The difference in power level at f _N when the selected clock is static versus when the selected clock is active and the unselected clock is active. MUX _{ISO} Mux Isolation 45 when the selected clock is active and the unselected clock is active. ODC Output duty cycle With 50% duty cycle input she the selected clock is active. ODC Output rise and fall time 20% to 80% with R _{LOAD} = 100 Ω (AMP_SEL = 1) Time taken for outputs to go from disable state to enable state and vice versa. (5) (6) Output are held in high Z mode with OUTP = OUTN (max applied external voltage is the lesser of VDD or 1.89V and minimum applied external voltage is 0V	575	ns
t _{SK, PP} Part-to-part skew different parts subjected to the same operating conditions with the same operating conditions with the same input and output loading. t _{SK, P} Pulse skew point-to-crossing-point distortion t _{RJIT(ADD)} Random additive Jitter (rms) Random additive Jitter (rms) Phase Noise for a carrier frequency of 156.25 MHz with 50% duty-cycle, input slew rate = 1.5V/ns, Integration range = 12 kHz – 20 MHz, with output load R _{LOAD} = 100 Ω Phase Noise for a carrier frequency of 156.25 MHz with 50% duty-cycle, input slew rate = 1.5V/ns with output load R _{LOAD} = 100 Ω PN _{10kHz} PN _{10kHz} -143 PN _{10kHz} -152 PN _{10kHz} -160 Thine 156.25 MHz. The difference in power level at f _N when the selected clock is static versus when the selected clock is active and the unselected clock is active and the unselected clock is active. ODC Output duty cycle With 50% duty cycle input 45 Uniferent parts subjected to the subjected clock is active and the unselected clock is active and the unselected clock is active and the unselected clock is active. ODC Output duty cycle With 50% duty cycle input 45 Uniferent power level at f _N when the selected clock is active and the unselected clock is active. Time taken for outputs to go from disable state to enable state and vice versa. (5) (6) Output same held in high Z mode with OUTP = OUTN (max applied external voltage is the lesser of VDD or 1.89 V and minimum applied external voltage is 50V	20	ps
$t_{RJIT(ADD)} \ \ \text{Random additive Jitter (rms)} \ \ \begin{array}{l} \text{point-to-crossing-point distortion} \\ t_{RJIT(ADD)} \ \ \\ t_{RJIT(ADD)} \ \ \\ \text{Random additive Jitter (rms)} \ \ \begin{array}{l} \text{point-to-crossing-point distortion} \\ t_{N} = 156.25 \text{MHz with } 50\% \text{duty-cycle, input slew rate } = 1.5 \text{V/ns, integration range} = 12 \text{kHz} - 20 \\ \text{MHz, with output load } R_{LOAD} = 100 \Omega \ \ \\ \text{Phase Noise for a carrier frequency of } 156.25 \text{MHz with } 50\% \text{duty-cycle, input slew rate} = 1.5 \text{V/ns} \text{with output load} \\ R_{LOAD} = 100 \Omega \ \ \\ \text{PN}_{100kHz} \ \ \\ \text{PN}_{1$	250	ps
$t_{RJIT(ADD)} \text{Random additive Jitter (rms)} \begin{array}{c} \text{cycle, Input slew rate} = 1.5V/ns, \\ \text{Integration range} = 12 \text{kHz} - 20 \\ \text{MHz, with output load } R_{LOAD} = \\ 100 \Omega \\ \\ \end{array} \begin{array}{c} \text{Phase Noise for a carrier frequency of } \\ 156.25 \text{MHz with } 50\% \text{duty-cycle, Input slew rate} = 1.5V/ns \text{with output load} \\ R_{LOAD} = 100 \Omega \\ \\ \end{array} \begin{array}{c} \text{PN}_{10kHz} \\ \text{PN}_{10kHz} \\ \text{PN}_{100kHz} \\ \end{array} \begin{array}{c} -143 \\ \text{PN}_{10kHz} \\ \text{PN}_{100kHz} \\ \end{array} \begin{array}{c} -152 \\ \text{PN}_{10kHz} \\ \text{PN}_{100kHz} \\ \end{array} \begin{array}{c} -157 \\ \text{PN}_{10kHz} \\ \text{PN}_{100kHz} \\ \end{array} \begin{array}{c} -160 \\ \text{PN}_{10kHz} \\ \end{array} \begin{array}{c} -164 \\ \end{array}$	20	ps
$Phase \ noise \ Phase \ Noise for a carrier frequency of 156.25 \ MHz \ with 50% \ duty-cycle, Input slew rate = 1.5V/ns \ with output load R_{LOAD} = 100 \ \Omega PN_{100kHz} = -157 PN_{100kHz} = -160 PN_{100kHz} =$	60 fs	fs, RMS
$\begin{array}{c} \text{Phase noise} \\ \text{Phase noise noise} \\ Phase noise noise noise noise noise noise $		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	dBc/H	
$\begin{array}{c} \text{MUX}_{\text{ISO}} & \text{Mux Isolation} & \begin{array}{c} f_{\text{IN}} = 156.25 \text{MHz. The difference} \\ \text{in power level at } f_{\text{IN}} \text{when the} \\ \text{selected clock is active and the} \\ \text{unselected clock is static versus} \\ \text{when the selected clock is inactive} \\ \text{and the unselected clock is active.} \end{array} \\ \begin{array}{c} \text{ODC} & \text{Output duty cycle} \\ \text{It}_{\text{R}}/\text{t_F} & \text{Output rise and fall time} \\ \text{Itime} & \text{20\% to } 80\% \text{with } R_{\text{LOAD}} = 100 \Omega \\ \text{CAMP_SEL} = 1) \\ \end{array} \\ \begin{array}{c} \text{Time taken for outputs to go from} \\ \text{disable state to enable state and} \\ \text{vice versa.} \overset{(5)}{\text{(6)}} \\ \text{Output leakage current in High Z} \\ \end{array} \\ \begin{array}{c} \text{Output leakage current in High Z} \\ \text{Output leakage is the lesser} \\ \text{of VDD or } 1.89\text{V and minimum} \\ \text{applied external voltage is OV} \\ \end{array}$		
MUX $_{\rm ISO}$ Mux Isolation Mux Isolative and the unselected clock is active and the unselected clock is active. Mus Isolative and the unselected clock is active and the unselected clock is active. Mux Isolative and the unselected clock is active and the unselected clock is active. Mux Isolative and the unselected clock is active and the unselected clock is active. Mux Isolative and the unselected clock is active and the unselected clock is active. Mux Isolative and the unselected clock is active. Mux Isolation Mux		
$t_{R}/t_{F} \qquad \text{Output rise and fall time} \qquad \qquad 20\% \text{ to } 80\% \text{ with } R_{LOAD} = 100 \ \Omega$ $t_{R}/t_{F} \qquad \text{Output rise and fall time} \qquad \qquad 20\% \text{ to } 80\% \text{ with } R_{LOAD} = 100 \ \Omega$ $(AMP_SEL = 1)$ $Time \text{ taken for outputs to go from disable state to enable state and vice versa.} \qquad \qquad (5) \ (6)$ $Output \text{ leakage current in High Z} \qquad \qquad Output \text{ leakage current in High Z} \qquad \qquad Output \text{ leakage is the lesser of VDD or } 1.89V \text{ and minimum applied external voltage is } 0V$		dB
$t_{R}/t_{F} \qquad \text{Output rise and fall time} \qquad \begin{array}{c} 20\% \text{ to } 80\% \text{ with RLOAD} = 100 \ \Omega \\ \text{(AMP_SEL} = 1) \end{array}$ $t_{en/disable} \qquad \text{Output Enable and Disable Time} \qquad \begin{array}{c} \text{Time taken for outputs to go from disable state to enable state and vice versa.} \\ \text{Output sare held in high Z mode with OUTP} = \text{OUTN (max applied external voltage is the lesser of VDD or 1.89V and minimum applied external voltage is 0V} \end{array}$	55	%
t _{en/disable} Output rise and fall time (AMP_SEL= 1) Time taken for outputs to go from disable state to enable state and vice versa. (5) (6) Output leakage current in High Z Output leakage current in High Z Output leakage is the lesser of VDD or 1.89V and minimum applied external voltage is 0V	300	ps
t _{en/disable} Output Enable and Disable Time disable state to enable state and vice versa. (5) (6) Outputs are held in high Z mode with OUTP = OUTN (max applied external voltage is the lesser of VDD or 1.89V and minimum applied external voltage is 0V	300	ps
With OUTP = OUTN (max applied external voltage is the lesser of VDD or 1.89V and minimum applied external voltage is 0V	1	us
	50	uA
V_{AC_REF} Reference output voltage $VDD = 2.5 \text{ V}$, $I_{LOAD} = 100 \mu\text{A}$ 0.9 1.25 1.	375	V



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PSNR	Power Supply Noise Rejection (f _{carrier} =	10 kHz, 100 mVpp ripple injected on V _{DD}		-70		dBc
JONIX	156.25 MHz)	1 MHz, 100 mVpp ripple injected on V _{DD}		-50		dDC

- (1) Measured between single-ended/differential input crossing point to the differential output crossing point.
- For the dual bank devices, the inputs are phase aligned and have 50% duty cycle.
- (2) (3) Defined as the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.
- Applies to the dual bank family.
- (4) (5) Time starts after the acknowledge bit

7.6 Typical Characteristics

Figure 7-1 captures the variation of the LMK1D1208l current consumption with input frequency and supply voltage. Figure 7-2 shows the variation of the differential output voltage (VOD) swept across frequency.

It is important to note that Figure 7-1 and Figure 7-2 serve as a guidance to the users on what to expect for the range of operating frequency supported by LMK1D1208I. These graphs were plotted for a limited number of frequencies and load conditions which may not represent the customer system.




Figure 7-1. LMK1D1208I Current Consumption vs. Frequency




Figure 7-2. LMK1D1208I VOD vs. Frequency



8 Parameter Measurement Information




Figure 8-1. LVDS Output DC Configuration During Device Test




Figure 8-2. LVDS Output AC Configuration During Device Test




Figure 8-3. DC-Coupled LVCMOS Input During Device Test





Figure 8-4. Output Voltage and Rise/Fall Time





- A. Output skew is calculated as the greater of the following: the difference between the fastest and the slowest t_{PLHn} or the difference between the fastest and the slowest t_{PHLn} (n = 0, 1, 2, ...7)
- B. Part-to-part skew is calculated as the greater of the following: the difference between the fastest and the slowest t_{PLHn} or the difference between the fastest and the slowest t_{PHLn} across multiple devices (n = 0, 1, 2, ..7)

Figure 8-5. Output Skew and Part-to-Part Skew




Figure 8-6. Output Overshoot and Undershoot




Figure 8-7. Output AC Common Mode




9 Detailed Description

9.1 Overview

The LMK1D1208I is a low-additive jitter, I²C-programmable, LVDS output clock buffer that uses CMOS transistors to control the output current. Therefore, proper biasing and termination are required to ensure correct operation of the device and to maximize signal integrity. The LMK1D1208I also includes status and control registers for configuring the different modes in the device.

The proper LVDS termination for signal integrity over two $50-\Omega$ lines is $100~\Omega$ between the outputs on the receiver end. Either DC-coupled termination or AC-coupled termination can be used for LVDS outputs. TI recommends placing a termination resistor close to the receiver. If the receiver is internally biased to a voltage different than the output common-mode voltage of the LMK1D1208I, AC coupling must be used. If the LVDS receiver has internal $100-\Omega$ termination, external termination must be omitted.

9.2 Functional Block Diagram



Submit Document Feedback

9.3 Feature Description

The LMK1D1208I is an I²C-programmable, low-additive jitter, LVDS fan-out buffer that can generate up to eight copies of two selectable LVPECL, LVDS, HCSL, CML, or LVCMOS inputs. This feature-rich device allows the user to have flexibility on the configuration based on their application use-case.

9.3.1 Fail-Safe Input

The LMK1D120x family of devices is designed to support fail-safe input operation. This feature allows the user to drive the device inputs before VDD is applied without damaging the device. Refer to *Specifications* for more information on the maximum input supported by the device. The device also incorporates an input hysteresis, which prevents random oscillation in absence of an input signal, allowing the input pins to be left open.

9.3.2 Input Stage Configurability

The LMK1D1208I has an input stage that accepts up to two clock inputs and can be configured as either a 2:1 mux or as a dual bank. When configured as a 2:1 mux, the LMK1D1208I device can select one of the two clock inputs and then distribute it to the eight LVDS output pairs. In the dual bank mode, the LMK1D1208I can assign each clock input to fan out four LVDS output pairs per bank. Refer to the *Device Functional Modes* for how to configure the two input stages.

Unused inputs can be left floating to reduce overall component cost. Both AC and DC coupling schemes can be used with the LMK1D1208I to provide greater system flexibility.

9.3.3 Dual Output Bank

LMK1D1208I has eight LVDS output pairs which are grouped into two banks, each with four LVDS output pairs. The Table 9-1 outlines this mapping.

Table 9-1. Output Bank Map

BANK	CLOCK OUTPUTS
0	OUT0, OUT1, OUT2, OUT3
1	OUT4, OUT5, OUT6, OUT7

9.3.4 I²C

The I^2C control is used to configure the different features in the LMK1D1208l. These features include individual input and output channel enable or disable, input mux select in each bank, bank muting (setting bank outputs to logic low), and individual output amplitude control. The I^2C logic is also capable of fast mode where the frequency is 400 kHz.

9.3.4.1 I²C Address Assignment

The I²C address is assigned by the two pins, IDX0 and IDX1. Each IDX pin supports two levels allowing the LMK1D1208I to assume four different I²C addresses. See Table 9-2 for address pin assignment.

Table 9-2. I²C Address Assignment

I ² C ADDRESS	IDX1	IDX0
0x68	L	L
0x69	L	Н
0x6A	Н	L
0x6B	Н	Н

9.3.5 LVDS Output Termination

TI recommends that unused outputs are terminated differentially with a $100-\Omega$ resistor for optimum performance. Unterminated outputs are also okay, but this will result in a slight degradation in performance (Output AC common-mode V_{OS}) in the outputs being used.

Figure 9-1 and Figure 9-2 show how the LMK1D1208I can be connected to LVDS receiver inputs with DC and AC coupling, respectively.




Figure 9-1. Output DC Termination




Figure 9-2. Output AC Termination (With the Receiver Internally Biased)

9.3.6 Input Termination

The LMK1D1208I inputs can be interfaced with LVDS, LVPECL, HCSL or LVCMOS drivers.

Figure 9-3 and Figure 9-4 show how LVDS drivers can be connected to LMK1D1208I inputs with DC coupling and AC coupling, respectively.




Figure 9-3. LVDS Clock Driver Connected to LMK1D1208I Input (DC-Coupled)




Figure 9-4. LVDS Clock Driver Connected to LMK1D1208l Input (AC-Coupled)

Figure 9-5 shows how to connect LVPECL inputs to the LMK1D1208I. The series resistors are required to reduce the LVPECL signal swing if the signal swing is $>1.6 \text{ V}_{PP}$.




Figure 9-5. LVPECL Clock Driver Connected to LMK1D1208I Input

Figure 9-6 shows how to couple a LVCMOS clock input to the LMK1D1208I directly.




Figure 9-6. 1.8-V, 2.5-V, or 3.3-V LVCMOS Clock Driver Connected to LMK1D1208I Input

For unused input, TI recommends grounding both input pins (INP, INN) using 1-k Ω resistors.

9.4 Device Functional Modes

The outputs of Bank 0 and Bank 1 can be one of three options: logic low, buffered IN0, or buffered IN1. These output types should only be attained by maintaining the register setting combination outlined in Table 9-3. The LMK1D1208I registers must be programmed within these possible logic states to ensure proper device functionality. Using the device outside the intended logic can result in degraded performance.

Table 9-3. Register Control Logic Table

BANKx OUTPUTS	BANKx_IN_SEL	BANKx_MUTE	IN0_EN	IN1_EN
Logic low	Х	1	Х	X
IN0	1	0	1	X
IN1	0	0	Х	1

9.4.1 Input Enable Control

The LMK1D1208I allows for individual input channel enable or disable through the INx_EN register field. The inputs should be disabled when not in use to reduce the power consumption.

Table 9-4 describes the control of this function. INx_EN is set by register 0x02 (R2). See *R2 Register* for more information on this register.

Table 9-4. Input Control

INx_EN	ACTIVE CLOCK INPUT
0	INx_P, INx_N disabled
1	INx_P, INx_N enabled

9.4.2 Bank Input Selection

Bank 0 and Bank 1 can choose between the two inputs to fanout four LVDS output pairs each. In the 2:1 input mux mode, each bank must select the same clock input to output eight identical clocks. With the dual bank mode, each bank can select a different clock input to distribute both inputs separately; this is analogous to having two 1:4 buffers. When operating in dual bank mode, TI recommends that Bank 0 not select IN1 and Bank 1 not select IN0 to avoid crosstalk and degraded performance.

The BANKx_IN_SEL register field configures this function described in Table 9-5. BANKx_IN_SEL is set by register 0x02 (R2). See *R2 Register* for more information on this register.

Table 9-5. Bank Input Selection

BANKx_IN_SEL	BANK CLOCK INPUT
0	BANKx selects IN1_P, IN1_N
1	BANKx selects IN0_P, IN0_N

9.4.3 Bank Mute Control

Each bank, Bank 0 or Bank 1, can be individually muted such that the bank outputs are set to logic low (OUTx_P is low and OUTx N is high).

Table 9-6 describes the control of this function. The BANKx_MUTE register field is set by register 0x02 (R2). See R2 Register for more information on this register.

Table 9-6. Bank Mute Control

BANKx_MUTE	BANK CLOCK OUTPUTS
0	BANKx outputs selected INx
1	BANKx outputs logic low

Submit Document Feedback

9.4.4 Output Enable Control

The outputs of the LMK1D1208I can be individually enabled or disabled through the OUTx_EN register field. The disabled state of the outputs is high impedance as this reduces the power consumption and also prevents back-biasing of the devices connected to these outputs. Unused outputs should be disabled to eliminate the need for a termination resistor. In the case of enabled unused outputs, TI recommends a $100-\Omega$ termination for optimal performance.

Table 9-7 describes the control of this function. OUTx_EN is set by register 0x00 (R0). See *R0 Register* for more information on this register.

Table 9-7. Output Control

OUTx_EN	CLOCK OUTPUTS
0	OUTx_P, OUTx_N disabled in Hi-Z state
1	OUTx_P, OUTx_N enabled

9.4.5 Output Amplitude Selection

The amplitude of the LMK1D1208I outputs can be individually programmed through the OUTx_AMP_SEL register field. The boosted LVDS swing mode can be used in applications which require a higher output swing for better noise performance (higher slew rate) or for swing requirements in the receiver that the standard LVDS swing cannot meet.

Table 9-8 describes the control of this function. OUTx_AMP_SEL is set by register 0x01 (R1). See *R1 Register* for more information on this register.

Table 9-8. Output Amplitude Selection Table

OUTx_AMP_SEL	OUTPUT AMPLITUDE (VOD)
0	Standard LVDS swing (350 mV)
1	Boosted LVDS swing (500 mV)



9.5 Programming

The LMK1D1208I uses I²C to program the states of its eight output drivers. See I^2 C for more information on the I²C features and address assignment, and *Register Maps* for the list of programmable registers.

Table 9-9. Command Code Definition

BIT				DES	CRIPTION		
7	0 = Block Read or Block Write operation 1 = Byte Read or Byte Write operation						
(6:0)	Register address for Byte operations, or starting register address for Block, operations						
	1	7	1	1	8	1	1
	S	Perinheral Address	\overline{D}	Δ	Data Byte	Δ	Р



- S Start Condition
- Sr Repeated Start Condition
- R/W 1 = Read (Rd); 0 = Write (Wr)
- A Acknowledge (ACK = 0 and NACK =1)
- P Stop Condition
- Controller-to-Peripheral Transmission
- Peripheral-to-Controller Transmission

Figure 9-7. Generic Programming Sequence




Figure 9-8. Byte Write Protocol






Figure 9-9. Byte Read Protocol




Figure 9-10. Block Write Protocol




Figure 9-11. Block Read Protocol

9.6 Register Maps

9.6.1 LMK1D1208I Registers

Table 9-10 lists the LMK1D1208I registers. All register locations not listed should be considered as reserved locations and the register contents should not be modified.

TI highly suggests that the user only operates within the logic states listed in Table 9-3 for optimum performance.

Table 9-10. LMK1D1208I Registers

U				
Address	Acronym	Register Fields	Section	
0h	R0	Output Enable Control	Go	
1h	R1	Output Amplitude Control	Go	
2h	R2	Input Enable and Bank Setting Control	Go	
5h	R5	Device/Revision Identification	Go	
Eh	R14	I ² C Address Readback	Go	

Complex bit access types are encoded to fit into small table cells. Table 9-11 shows the codes that are used for access types in this section.

Table 9-11. LMK1D1208I Access Type Codes

140.00 111 212.20017.000000 1,500 00400								
Access Type	Code	Description						
Read Type								
R	R	Read						
Write Type	•							
W	W	Write						
Reset or Default Valu	ie							
-n		Reset/default value in hexadecimal						

9.6.1.1 R0 Register (Address = 0h) [reset = 0h]

R0 is shown in Table 9-12.

The R0 register contains bits that enable or disable individual output clock channels [7:0].

Return to the Summary Table.

Table 9-12. R0 Register Field Descriptions

Table 6 12. No Register Flora Becomparent										
Bit	Field	Type	Reset	Description						
7	OUT7_EN	R/W	0h	This bit controls the output enable signal for output channel OUT7_P/OUT7_N. 0h = Output Disabled (Hi-Z) 1h = Output Enabled						
6	OUT6_EN	R/W	0h	This bit controls the output enable signal for output channel OUT6_P/OUT6_N. 0h = Output Disabled (Hi-Z) 1h = Output Enabled						
5	OUT5_EN	R/W	0h	This bit controls the output enable signal for output channel OUT5_P/OUT5_N. 0h = Output Disabled (Hi-Z) 1h = Output Enabled						
4	OUT4_EN	R/W	0h	This bit controls the output enable signal for output channel OUT4_P/OUT4_N. 0h = Output Disabled (Hi-Z) 1h = Output Enabled						



Table 9-12. R0 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
3	OUT3_EN	R/W	Oh	This bit controls the output enable signal for output channel OUT3_P/OUT3_N. 0h = Output Disabled (Hi-Z) 1h = Output Enabled
2	OUT2_EN	R/W	Oh	This bit controls the output enable signal for output channel OUT2_P/OUT2_N. 0h = Output Disabled (Hi-Z) 1h = Output Enabled
1	OUT1_EN	R/W	Oh	This bit controls the output enable signal for output channel OUT1_P/OUT1_N. 0h = Output Disabled (Hi-Z) 1h = Output Enabled
0	OUT0_EN	R/W	Oh	This bit controls the output enable signal for output channel OUT0_P/OUT0_N. 0h = Output Disabled (Hi-Z) 1h = Output Enabled

9.6.1.2 R1 Register (Address = 1h) [reset = 0h]

R1 is shown in Table 9-13.

The R1 register contains bits that set the output amplitude to a standard or boosted LVDS swing.

Return to the Summary Table.

Table 9-13. R1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	OUT7_AMP_SEL	R/W	0h	This bit sets the output amplitude for output channel OUT7_P/OUT7_N. 0h = Standard LVDS Swing (350 mV) 1h = Boosted LVDS Swing (500 mV)
6	OUT6_AMP_SEL	R/W	0h	This bit sets the output amplitude for output channel OUT6_P/OUT6_N. 0h = Standard LVDS Swing (350 mV) 1h = Boosted LVDS Swing (500 mV)
5	OUT5_AMP_SEL	R/W	Oh	This bit sets the output amplitude for output channel OUT5_P/OUT5_N. 0h = Standard LVDS Swing (350 mV) 1h = Boosted LVDS Swing (500 mV)
4	OUT4_AMP_SEL	R/W	Oh	This bit sets the output amplitude for output channel OUT4_P/OUT4_N. 0h = Standard LVDS Swing (350 mV) 1h = Boosted LVDS Swing (500 mV)
3	OUT3_AMP_SEL	R/W	Oh	This bit sets the output amplitude for output channel OUT3_P/OUT3_N. 0h = Standard LVDS Swing (350 mV) 1h = Boosted LVDS Swing (500 mV)
2	OUT2_AMP_SEL	R/W	0h	This bit sets the output amplitude for output channel OUT2_P/OUT2_N. 0h = Standard LVDS swing (350 mV) 1h = Boosted LVDS swing (500 mV)

Table 9-13. R1 Register Field Descriptions (continued)

	Table 3-13. It i Register i leid Descriptions (continued)										
Bit	Field	Туре	Reset	Description							
1	OUT1_AMP_SEL	R/W	Oh	This bit sets the output amplitude for output channel OUT1_P/OUT1_N. 0h = Standard LVDS Swing (350 mV) 1h = Boosted LVDS Swing (500 mV)							
0	OUT0_AMP_SEL	R/W	Oh	This bit sets the output amplitude for output channel OUT0_P/OUT0_N. 0h = Standard LVDS Swing (350 mV) 1h = Boosted LVDS Swing (500 mV)							

9.6.1.3 R2 Register (Address = 2h) [reset = F1h]

R2 is shown in Table 9-14.

The R2 register contains bits that enable/disable the input channels and control the banks.

Return to the Summary Table.

Table 9-14. R2 Register Field Descriptions

D:4	Table 9-14. R2 Register Field Descriptions										
Bit	Field	Туре	Reset	Description							
7	Reserved	R/W	1h	Register bit can be written to 1.							
				Writing a different value than 1 will affect device functionality.							
6	Reserved	R/W	1h	Register bit can be written to 1.							
				Writing a different value than 1 will affect device functionality.							
5	BANK1_IN_SEL	R/W	1h	This bit sets the input channel for Bank 1.							
				$0h = IN1_P/IN1_N$							
				1h = IN0_P/IN0_N							
4	BANK0_IN_SEL	R/W	1h	This bit sets the input channel for Bank 0.							
				0h = IN1_P/IN1_N							
				1h = IN0_P/IN0_N							
3	BANK1_MUTE	R/W	0h	This bit sets the outputs in Bank 1 to logic low level.							
				0h = INx_P/INx_N							
				1h = Logic low							
2	BANK0_MUTE	R/W	0h	This bit sets the outputs in Bank 0 to logic low level.							
				0h = INx_P/INx_N							
				1h = Logic low							
1	IN1_EN	R/W	0h	This bit controls the input enable signal for input channel IN1_P/IN1_N.							
				0h = Input Disabled (reduces power consumption)							
				1h = Input Enabled							
0	INO EN	R/W	1h	This bit controls the input enable signal for input channel IN0 P/							
O	140_LIV	1000	'''	INO N.							
				Oh = Input Disabled (reduces power consumption)							
				1h = Input Enabled							

9.6.1.4 R5 Register (Address = 5h) [reset = 20h]

R5 is shown in Table 9-15.

The R5 register contains the silicon revision code and the device identification code.

Return to the Summary Table.

Table 9-15. R5 Register Field Descriptions

Bit	Field	Туре	Reset Description				
7:4	REV_ID	R	2h	These bits provide the silicon revision code.			
3:0	DEV_ID	R	0h	These bits provide the device identification code.			

9.6.1.5 R14 Register (Address = Eh) [reset = 0h]

R14 is shown in Table 9-16.

The R14 register contains the bits that report the current state of the I^2C address based on the IDX0 and IDX1 input pins.

Return to the Summary Table.

Table 9-16. R14 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	IDX_RB	R	0h	These bits report the I ² C address state.

Submit Document Feedback

10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

The LMK1D1208I is a low-additive jitter universal to LVDS fan-out buffer with two selectable inputs. The small package, low output skew, and low additive jitter make for a flexible device in demanding applications.

10.2 Typical Application




Figure 10-1. Fan-Out Buffer for Line Card Application

10.2.1 Design Requirements

The LMK1D1208I shown in Figure 10-1 is configured to select two inputs: a 156.25-MHz LVDS clock from the backplane at IN0, or a secondary 156.25-MHz LVCMOS 2.5-V oscillator at IN1. The LVDS clock is AC-coupled and biased using the integrated reference voltage generator. A resistor divider is used to set the threshold voltage correctly for the LVCMOS clock. $0.1-\mu F$ capacitors are used to reduce noise on both V_{AC_REF} and IN1_N. Either input signal can be then fanned out to desired devices via register control. The configuration example is driving four LVDS receivers in a line card application with the following properties:

- The PHY device is capable of DC coupling with an LVDS driver such as the LMK1D1208I. This PHY device features internal termination so no additional components are required for proper operation
- The ASIC LVDS receiver features internal termination and operates at the same common-mode voltage as the LMK1D1208I. Again, no additional components are required.
- The FPGA requires external AC coupling, but has internal termination. 0.1-µF capacitors are placed to provide AC coupling. Similarly, the CPU is internally terminated, and requires only external AC-coupling capacitors.
- The unused outputs of the LMK1D1208I can be disabled by clearing the corresponding OUTx_EN register through I²C. This results in a lower power consumption.

10.2.2 Detailed Design Procedure

See *Input Termination* for proper input terminations, dependent on single-ended or differential inputs.

See LVDS Output Termination for output termination schemes depending on the receiver application.

Unused outputs should be terminated differentially with a 100- Ω resistor or disabled through OUTx_EN register control (see Table 9-7) for optimum performance. Outputs may be left unterminated, but will result in slight degradation in performance (Output AC common-mode V_{OS}) in the outputs being used.


In this example, the PHY, ASIC, and FPGA or CPU require different schemes. Power-supply filtering and bypassing is critical for low-noise applications.

See *Power Supply Recommendations* for recommended filtering techniques. A reference layout is provided in *Low-Additive Jitter, Four LVDS Outputs Clock Buffer Evaluation Board* (SCAU043).

Submit Document Feedback

10.2.3 Application Curves

The following graphs show the low additive noise of the LMK1D1208I. The low noise 156.25-MHz source with 24-fs RMS jitter shown in Figure 10-2 drives the LMK1D1208I, resulting in 46.4-fs RMS when integrated from 12 kHz to 20 MHz (Figure 10-3). The resultant additive jitter is a low 39.7-fs RMS for this configuration.



Reference signal is low-noise Rohde and Schwarz SMA100B

Figure 10-2. LMK1D1208I Reference Phase Noise, 156.25 MHz, 24-fs RMS (12 kHz to 20 MHz)




Figure 10-3. LMK1D1208I Output Phase Noise, 156.25 MHz, 46.4-fs RMS (12 kHz to 20 MHz)

Figure 10-4 shows the low close-in phase noise of the LMK1D1208I device. The LMK1D1208I has excellent flicker noise as a result of superior process technology and design. This enables their use for clock distribution in radar systems, medical imaging systems etc which require ultra-low close-in phase noise clocks.




Figure 10-4. LMK1D1208I Output Phase Noise, 100 MHz, 1-kHz Offset: -147 dBc/Hz

10.3 Power Supply Recommendations

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when jitter or phase noise is critical to applications.

Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass capacitors provide the low impedance path for high-frequency noise and guard the power-supply system against the induced fluctuations. These bypass capacitors also provide instantaneous current surges as required by the device and must have low equivalent series resistance (ESR). To properly use the bypass capacitors, they must be placed close to the power-supply pins and laid out with short loops to minimize inductance. TI recommends adding as many high-frequency (for example, 0.1-µF) bypass capacitors as there are supply pins in the package. TI recommends, but does not require, inserting a ferrite bead between the board power supply and the chip power supply that isolates the high-frequency switching noises generated by the clock driver. These beads prevent the switching noise from leaking into the board supply. Choose an appropriate ferrite bead with low DC resistance, because it is imperative to provide adequate isolation between the board supply and the chip supply, as well as to maintain a voltage at the supply pins that is greater than the minimum voltage required for proper operation.

Figure 10-5 shows this recommended power-supply decoupling method.




Figure 10-5. Power Supply Decoupling

10.4 Layout

10.4.1 Layout Guidelines

For reliability and performance reasons, the die temperature must be limited to a maximum of 135°C.

The device package has an exposed pad that provides the primary heat removal path to the printed circuit board (PCB). To maximize the heat dissipation from the package, a thermal landing pattern including multiple vias to a ground plane must be incorporated into the PCB within the footprint of the package. The thermal pad must be soldered down to ensure adequate heat conduction to of the package. Figure 10-6 and Figure 10-7 show the LMK1D1208I top and bottom PCB layer examples.

10.4.2 Layout Example




Figure 10-6. Recommended PCB Layout, Top Layer






Figure 10-7. Recommended PCB Layout Bottom Layer

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Power Consumption of LVPECL and LVDS Analog Design Journal
- Texas Instruments, Semiconductor and IC Package Thermal Metrics application note
- · Texas Instruments, Using Thermal Calculation Tools for Analog Components application note

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



12.1 Package Option Addendum

Packaging Information

Orderable Device	Status ⁽¹⁾	Package IVne	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish ⁽⁶⁾	MSL Peak Temp ⁽³⁾	Op Temp (°C)	Device Marking ^{(4) (5)}
LMK1D1208IR HAR	ACTIVE	VQFN	RHA	40		Green (RoHS& no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LMK1D1208I
LMK1D1208IR HAT	ACTIVE	VQFN	RHA	40	250	Green (RoHS& no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LMK1D1208I

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

- (3) MSL. Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

32 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated





Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




12.2 Tape and Reel Information






A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK1D1208IRHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	13.3	Q2
LMK1D1208IRHAT	VQFN	RHA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	13.3	Q2





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK1D1208IRHAR	VQFN	RHA	40	2500	367.0	367.0	35.0
LMK1D1208IRHAT	VQFN	RHA	40	250	210.0	185.0	35.0

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
LMK1D1208IRHAR	Active	Production	VQFN (RHA) 40	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LMK1D 1208I
LMK1D1208IRHAR.B	Active	Production	VQFN (RHA) 40	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LMK1D 1208I
LMK1D1208IRHAT	Active	Production	VQFN (RHA) 40	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LMK1D 1208I
LMK1D1208IRHAT.B	Active	Production	VQFN (RHA) 40	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LMK1D 1208I

⁽¹⁾ Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Nov-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK1D1208IRHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
LMK1D1208IRHAT	VQFN	RHA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

www.ti.com 3-Nov-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK1D1208IRHAR	VQFN	RHA	40	2500	367.0	367.0	35.0
LMK1D1208IRHAT	VQFN	RHA	40	250	210.0	185.0	35.0


6 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view.






NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated