

TPS65160EVM

The TPS65160EVM takes an 8-V to 14-V input rail and provides the four bias supply voltages that are typically required for TV monitors and TFT LCD panels. Specifically, the TPS65160 has one boost converter with integrated low-side FET, one buck converter with integrated high-side FET, one positive charge pump controller, and one negative charge pump controller, each requiring external Schottky diodes. Supporting passive components for the boost and buck converter include inductors and capacitors. Supporting passive components for the charge pumps include capacitors.

Contents

1	Introduction	. 2
2	Setup and Test Results	. 3
3	Board Layout	. 5
4	Schematic and Bill of Materials	10
	List of Figures	
1	Boost Converter Efficiency	. 4
2	Buck Converter Efficiency	
3	Power-Up Sequencing With EN2 = V _{IN}	
4	Top Assembly Layer	
5	Top Layer	
6	Bottom Layer	
7	TPS65160EVM Schematic	10
	List of Tables	
1	Performance Specification Summary	. 2
2	PR551 Bill of Materials	



1 Introduction

This section contains background information for the TPS65160 evaluation module (EVM).

1.1 Specification

Table 1 provides a summary of the TPS65160EVM performance specifications. All specifications are given for an ambient temperature of 25°C:

Specification	Volt	Voltage Range (V)			Current Range (mA)		
	Min	Тур	Max	Min	Тур	Max	
V _{IN}	11.4	12	12.6	5			
V _S	14.6	15	15.5			1500	
V_{GL}	-5.2	- 5	-4.8		50	135 ⁽¹⁾	
V _{LOGIC}	3.15	3.3	3.32			1500	
V _{GH}	22.0	23 ⁽²⁾	23.8		50	87.5 ⁽¹⁾	

Table 1. Performance Specification Summary

1.2 Modifications

The primary goal of this EVM is to facilitate user evaluation of the TPS65160 IC that powers a typical large TFT display. To facilitate user customization of the EVM, the board is designed with devices having 805 or larger footprints. An actual implementation would likely occupy less total board space.

1.2.1 Customizing the Power Supply

Users can change each rail's regulated output voltage by changing the appropriate feedback resistors as listed in the data sheet (SLVS566). The user is responsible for not exceeding each outputs maximum voltage specifications in the data sheet. In addition, alternate capacitors, inductors, and/or diodes can be used. When using alternate capacitors, ensure that the minimum recommended capacitance listed in the data sheet is used and that the capacitor voltage rating is appropriate. The switching converters are designed to be used with ceramic output capacitors. Using nonceramic output capacitors with significantly large equivalent series resistance (ESR) can result in larger output ripple or unstable operation from the inductive switching converters. Each charge pumps' flying and output capacitors must be ceramic output capacitors. When selecting an alternate inductor, use the data-sheet design equations to ensure that the appropriate inductance value is selected and that the inductor's current rating is appropriate for desired output current. Using an inductor with a higher rated current allows each inductive switcher to provide more output current and a higher rated input supply may be required. However, using an inductor with larger dc resistance results in lower efficiency. When using alternate diodes, ensure that the diode is rated for both the expected peak current and power design equations.

Changing the value of C3 on the SS pin changes the soft-start time of the boost converter. The buck converter soft-start time is fixed. To change the start-up delay time between the buck converter and the negative charge pump, change capacitor C5 on the DLY1 pin. To change the start-up delay time between the buck converter reaching regulation and the boost converter and positive charge pump starting, change capacitor C4 on the DL2 pin.

1.2.2 Input-to-Output Isolation

The nonsynchronous boost converter has a path from input to output (i.e., V_{IN} to V_{S}). In addition, if the positive-charge-pump, high-side diode (D4D6) is tied to V_{S} , the path continues to the output of the positive charge pump (V_{GH}). The TPS65160 provides a gate drive (GD) pin that controls an external PMOS FET switch and supporting passives in order to provide input-to-output isolation. Pin GD is an open-drain

⁽¹⁾ VGx droops 3% at this output current. Because the charge pumps are driven from V_S, increasing their output current decreases the maximum available output current from V_S. These measurements were taken assuming no external load on V_S.

⁽²⁾ Assumes that SUP = V_S .



output and is latched low when the boost converter is within 8% of its nominal regulated output voltage. GD goes high impedance when EN2 is taken low. The MOSFET (Q1) and supporting passives (C23, C27, R12, and R15) are not populated on the EVM, and switch Q1 is shorted by a zero-ohm resistor (R13). The bill of materials provides recommended values for these components in the event the user desires to add them.

1.2.3 Implementing Short-Circuit Protection for the Charge Pumps

The positive charge pump circuit providing VGH does not have internal short-circuit protection. If short-circuit protection is desired, replace zero-ohm resistor R2 with the resistor having the value computed in the following equation:

$$R2 = (V_S - V_{SCHOTTKY})/I_{SC-VGH}$$

Where I_{SC-VGH} are the desired short-circuit current levels for each charge pump. Note that the maximum output current will be limited to approximately $I_{SC-VGH}/2$.

2 Setup and Test Results

This section explains the input, output, and jumper connections of the TPS65160EVM. It also provides guidance on how to set up test equipment for evaluating the EVM and provides test results.

2.1 Connections and Jumpers

The DEFAULT jumper settings are required for the EVM to operate within the specifications of Table 1.

- J1 VGH IN: VS or OS This jumper is used to connect the positive charge pump's high-side external diode either before (OS) or after (VS) the input-to-output isolation MOSFET (Q1). J1 must be installed but because the isolation MOSFET is shorted out on the EVM, placing J1 in either position yields the same results. If Q1 is installed, it is recommended that J1 be placed to VS so that the positive charge pump also has input-to-output isolation.
- **J2 EN2** The middle pin of this jumper connects to the enable pin of the boost converter and positive charge pump. When EN2 is connected to VIN, the boost converter and positive charge pump starts up after the buck converter is within regulation and the delay time set by DLY2 has passed. When EN2 is connected to GND, the boost converter and positive charge pump are disabled. The EN2 pin must be connected to either VIN or GND and not left floating.
- **J3 EN1** The middle pin of this jumper connects to the enable pin of the buck converter and negative charge pump. When EN1 is connected to VIN, the buck converter starts up and, after a delay time set by DLY1, the negative charge pump starts up. When EN1 is connected to GND, the buck converter and negative charge pump are disabled. The EN1 pin must be connected to either VIN or GND and not left floating.
- **J4 FREQ** The middle pin of this jumper connects to the FREQ pin of the IC. When FREQ is connected to VIN, the switching frequency is 750 kHz. When FREQ is connected to GND, the switching frequency is 500 kHz. The FREQ pin must be connected to either VIN or GND and not left floating. The DEFAULT connection is FREQ that is connected to 750 kHz (VIN).
- J5 VIN and GND The input supply positive and ground return connections must be connected to J5.
- **J6 VGL and GND –** This header provides the output voltage and ground return connections for the negative charge pump.
- **J7 V-LOGIC and GND** This header provides the output voltage and ground return connections for the buck converter.
- **J8 VGH: 2X or 3X** The middle pin of this jumper connects to output pins of the J10. When this jumper is connected to 2X, the charge pump's external transfer diode (D4D6) is connected to J10 (VGH output header) which results in the charge pump operating as a voltage doubler. When this jumper is connected to 3X, the transfer diode is connected to an additional charge pump stage (D4-D7, C17, C16). If the resistor divider is appropriately modified, the charge pump operates as a voltage tripler. The DEFAULT connection is VGH connected to 2X.
- J9 No footprint on the PCB.



J10 – VGH and GND – This header provides the output and ground return connections for the positive charge pump.

J11 – VS and GND – This header provides the output and ground return connections for the main boost converter.

J12 – SUP: OS or VIN – The middle pin of this jumper connects to the SUP pin, which provides drive to both charge pumps. In most applications, SUP must be connected to OS to allow the highest possible voltage on the positive charge pump. Because the SUP pin is rated only for a maximum of 15 V, SUP must be connected to V_{IN} when V_{S} is greater than 15 V. The DEFAULT connection is SUP connected to OS.

2.2 Recommended Test Setup

Connect at minimum a 5-A rated power supply set to provide 12 V \pm 5% to J5. Do not exceed 15 V on J5. Operation at an input voltage down to 8 V is possible, although maximum output current levels will decrease. The output voltages can be monitored by voltmeters and/or an oscilloscope with standard high-impedance voltage probes.

Before enabling the device jumpers using J2 and J3, the user must ensure jumpers J4, J8, and J12 are in their default positions. When EN1 is connected to VIN using J3, the buck converter starts up and, after a delay time set by DLY1, the negative charge pump starts up. When EN2 is connected to VIN using J2, the boost converter and positive charge pump start up after the buck converter is within regulation and a delay time set by DLY2 has passed. The output voltages reach their respective regulation voltages (see Table 1) after the appropriate soft-start times and relative delays. Resistive or electronic loads can be attached to each outputs header (J6 for VGL, J7 for VLOGIC, J8 for VGH, and J11 for VS). Loading each output more than specified in Table 1 results in the output voltage falling out of regulation.

2.3 Test Results

Below are test results using the TPS65160EVM.




Figure 1. Boost Converter Efficiency






Figure 2. Buck Converter Efficiency




Figure 3. Power-Up Sequencing With EN2 = V_{IN}

3 Board Layout

This section provides board layout recommendations as well as illustrations of the EVM board layers.



3.1 Board Layout Recommendations

The PCB layout is an important step in the power supply design. Poor layout can cause converter instability, load regulation problems, noise, and EMI issues. Especially with a switching dc-dc converter at high load currents, PCB traces that are too thin can cause significant voltage spikes and good grounding becomes important. If possible, it is recommended to use a common ground plane to minimize ground shifts between analog (GND) and power ground (PGND). The following design guidelines are highly recommended when designing a TPS65160-based power supply:

- 1. Separate the power supply traces for AVIN and VINB, and use separate bypass capacitors.
- 2. Use a short and wide trace to connect the OS pin to the output of the boost converter.
- 3. Use short traces for the charge pump drive pins (DRN, DRP) of VGH and VGL because the traces carry switching waveforms.
- 4. Place the charge pump flying capacitors as close as possible to the DRP and DRN pin.
- 5. Place the charge pump Schottky diodes as close as possible to the IC respectively to the flying capacitors connected to the DRP and DRN.
- Route the feedback network of the negative charge pump away from the drive pin traces (DRN) of the negative charge pump This avoids coupling into the feedback network. Use the FREQ pin and trace to isolate DRN from FBN.
- 7. Place the inductive switching converters Schottky diodes as close to the SW pin as possible in order minimize switching spikes.

The EVM follows these recommendations.



3.2 Board Layers

The following pages show the top assembly and top and bottom layers of the TPS65160EVM.




Figure 4. Top Assembly Layer






Figure 5. Top Layer






Figure 6. Bottom Layer



4 Schematic and Bill of Materials

This section provides the TPS65160 schematic and bill of materials.

4.1 Schematic




Figure 7. TPS65160EVM Schematic



4.2 Bill of Materials

Table 2. PR551 Bill of Materials

COUNT	Ref Des	Value	Description	Size	Part Number	MFR
2	C1, C3	0.022 μF	Capacitor, Ceramic, 50V, X7R	0805	UMK212BJ223KD-T	Taiyo Yuden
3	C10, C20, C25	22 μF	Capacitor, Ceramic, 16V, X5R, 20%	1210	EMK325BJ226MM-T	Taiyo Yuden
1	C11	0.1 μF	Capacitor, Ceramic, 50V, X7R, 10%	0805	UMK212BJ104KG-T	Taiyo Yuden
2	C12, C13	22 μF	Capacitor, Ceramic, 6.3V, X5R, 20%	0805	JMK212BJ226MG-T	Taiyo Yuden
8	C2, C8, C14, C16, C17, C19, C22, C24	0.47 μF	Capacitor, Ceramic, 35V, X5R, 10% 0805		GMK212BJ474KG-T	Taiyo Yuden
3	C28, C29, C30	22 μF	Capacitor, Ceramic, 16V, X5R, 20%	1812	EMK432BJ226MM-T	Taiyo Yuden
0	C21	22 μF	Capacitor, Ceramic, 16V, X5R, 20%	1812	EMK432BJ226MM-T	Taiyo Yuden
3	C4, C5, C15	0.01 μF	Capacitor, Ceramic, 50V, X7R, 10%	0805	GRM216R71H103KA01	Murata
0	C27	0.01 μF	Capacitor, Ceramic, 50V, X7R, 10%	0805	GRM216R71H103KA01	Murata
1	C6	10 pF	Capacitor, Ceramic, 50V, C0G, 5%	0805	GRM2165C1H100JZ01	Murata
2	C7, C18	1.0 μF	Capacitor, Ceramic, 35V, X7R, 10%	1206	GMK316BJ105KL-T	Taiyo Yuden
1	C9	0.22 μF	Capacitor, Ceramic, 50V, X5R, 10%	0805	UMK212BJ224KG-T	Taiyo Yuden
0	C23	0.22 μF	Capacitor, Ceramic, 50V, X5R, 10%	0805	UMK212BJ224KG-T	Taiyo Yuden
2	D1, D2		Diode, Schottky Rectifier, 2A, 20V	SMC	SL22	Vishay
3	D4D5, D4D6, D4D7		Diode, Dual Schottky, 200mA, 30V	SOT23	BAT54S	Zetex
6	J1, J2, J3, J4, J8, J12		Header, 3 pin, 100mil spacing, (36-pin strip)	0.100 × 3	PTC36SAAN	Sullins
5	J5, J6, J7, J10, J11		Header, 4 pin, 100mil spacing, (36-pin strip)	0.100 × 4	PTC36SAAN	Sullins
1	L1	6.8 μΗ	Inductor, SMT, 6.8 μ H, 2.75A, 44 m Ω		7447789006	WUERTH
1	L2	15 μΗ	Inductor, SMT, 15 μ H, 1.75A, 130 m Ω		7447789115	WUERTH
0	Q1		MOSFET,P-ch, -30 V, 4 A, 51 mΩ	SOT23	Si2343DS	Vishay
6	R1, R2, R11, R13, R14, R17	0	Resistor, Chip, 1/10W, 1%	0805	Std	Std
0	R15	100k	Resistor, Chip, 1/10W, 1%	0805	Std	Std
1	R3	619k	Resistor, Chip, 1/10W, 1%	0805	Std	Std
1	R4	150k	Resistor, Chip, 1/10W, 1%	0805	Std	Std
1	R5	681k	Resistor, Chip, 1/10W, 1%	0805	Std	Std
2	R6, R10	56.2k	Resistor, Chip, 1/10W, 1%	0805	Std	Std
1	R7	2.00k	Resistor, Chip, 1/10W, 1%	0805	Std	Std
1	R8	1.20k	Resistor, Chip, 1/10W, 1%	0805	Std	Std
1	R9	1.00M	Resistor, Chip, 1/10W, 1%	0805	Std	Std
0	R12	1.00M	Resistor, Chip, 1/10W, 1%	0805	Std	Std
1	U1		IC, Bias Power Supply for TV and Monitor TFT LCD Panels	PWP-28	TPS65160PWP	TI
1	_		PCB, 3.8 ln × 2.3 ln × 0.062 ln		TPS65160	Any
6	_		Shunt, 100mil, Black	0.100	929950-00	3M

EVALUATION BOARD/KIT IMPORTANT NOTICE

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT**, **DEMONSTRATION**, **OR EVALUATION PURPOSES ONLY** and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the product(s) must have electronics training and observe good engineering practice standards. As such, the goods being provided are not intended to be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety and environmental measures typically found in end products that incorporate such semiconductor components or circuit boards. This evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and therefore may not meet the technical requirements of these directives or other related directives.

Should this evaluation board/kit not meet the specifications indicated in the User's Guide, the board/kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user is not exclusive.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.

Please read the User's Guide and, specifically, the Warnings and Restrictions notice in the User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For additional information on TI's environmental and/or safety programs, please contact the TI application engineer or visit www.ti.com/esh.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

FCC Warning

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT**, **DEMONSTRATION**, **OR EVALUATION PURPOSES ONLY** and is not considered by TI to be a finished end-product fit for general consumer use. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

EVM WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the input voltage range of 8 V to 14 V and the output voltage range of -40 V to 20 V.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 125°C. The EVM is designed to operate properly with certain components above 85°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2006, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated