









TPS7H2211-SP, TPS7H2211-SEP

SLVSEW6F - AUGUST 2021 - REVISED MARCH 2024

TPS7H2211-SP and TPS7H2211-SEP Radiation-Hardness-Assured (RHA) 14V, 3.5A eFuse

1 Features

- Total ionizing dose (TID) characterized to 100krad(Si)
 - Radiation hardness assurance availability of 100krad(Si)
- Single-event effects (SEE) characterized
 - Single-event latchup (SEL), single-event burnout (SEB), and single-event gate rupture (SEGR) immune to linear energy transfer (LET) $= 75 MeV-cm^2/mg^*$
 - Single-event functional interrupt (SEFI) and single-event transient (SET) characterized to $LET = 75MeV-cm^2/mg^*$
- Integrated single channel eFuse
- Input voltage range: 4.5V to 14V
- Low on-resistance (R $_{ON})$ of $60 m\Omega$ maximum at 25°C and VIN = 12V
- 3.5A maximum continuous switch current
- Low control input threshold aids in use of 1.2, 1.8, 2.5, and 3.3V logic
- Configurable rise time (soft start)
- Reverse current protection (RCP)
- Overvoltage protection (OVP)
- Internal current limit (fast-trip)
- Thermal shutdown
- Ceramic and plastic package with thermal pad
- Available in military (-55°C to 125°C) temperature range

*See TPS7H2211-SP SEE radiation report for test conditions and full information

2 Applications

- Satellite electrical power system (EPS)
- Cold sparing power supplies (redundancy)
- Power supply sequencing
- Command and data handling
- Communications payload
- Radiation hardened and tolerant power tree

3 Description


The TPS7H2211 is a single channel eFuse (integrated FET load switch with additional features) that provides reverse current protection, overvoltage protection, and a configurable rise time to minimize inrush current, soft start. The device contains P-channel MOSFETs that operate over an input voltage range of 4.5V to 14V and supports a maximum continuous current of 3.5A.

The switch is controlled by an on and off input (EN), which is capable of interfacing directly with low-voltage control signals. Overvoltage protection and soft start are programmable with few external components through the OVP and SS pins. The TPS7H2211 is available in a ceramic and plastic package with an exposed thermal pad allowing for improved thermal performance. A standard microcircuit drawing (SMD) is available for the QML 5962R1822001VXC. A vendor item drawing (VID) is available for the -SEP variant, V62/23609.

Device Information

PART NUMBER ⁽¹⁾	GRADE ⁽²⁾	PACKAGE
5962R1822001VXC	Flight grade QMLV-RHA 100krad(Si)	16-pin CFP
5962-1822001VXC	Flight grade QMLV	11.00 × 9.60mm Mass = 1.56q ⁽⁴⁾
TPS7H2211HKR/EM	Engineering sample ⁽³⁾	
TPS7H2211MDAPTSEP	SEP	32-pin HTSSOP 6.10 × 11.00mm Mass = 0.184g ⁽⁴⁾
TPS7H2211EVM-CVAL	Evaluation module	Evaluation board

- (1) For all available packages, see the orderable addendum at the end of the data sheet. Also refer to Device Options Table.
- (2) For additional information about part grade, view SLYB235.
- These units are intended for engineering evaluation only. They are processed to a noncompliant flow. These units are not suitable for qualification, production, radiation testing or flight use. Parts are not warranted for performance over the full MIL specified temperature range of -55°C to 125°C or operating life.
- Mass is accurate to ±10%.



Simplified Schematic



Table of Contents

1 Features1	9.1 Overview	. 20
2 Applications 1	9.2 Functional Block Diagram	
3 Description1	9.3 Feature Description	
4 Device Options3	9.4 Device Functional Modes	
5 Related Products3	10 Application and Implementation	. 27
6 Pin Configuration and Functions4	10.1 Application Information	
7 Specifications8	10.2 Typical Applications	
7.1 Absolute Maximum Ratings8	10.3 Power Supply Recommendations	
7.2 ESD Ratings8	10.4 Layout	
7.3 Recommended Operating Conditions9	11 Device and Documentation Support	
7.4 Thermal Information9	11.1 Documentation Support	. 38
7.5 Electrical Characteristics: All Devices10	11.2 Receiving Notification of Documentation Updates.	. 38
7.6 Electrical Characteristics: CFP and KGD Options 11	11.3 Support Resources	. 38
7.7 Electrical Characteristics: HTSSOP Option12	11.4 Trademarks	
7.8 Switching Characteristics: All Devices13	11.5 Electrostatic Discharge Caution	. 38
7.9 Quality Conformance Inspection13	11.6 Glossary	. 38
7.10 Typical Characteristics14	12 Revision History	. 39
8 Parameter Measurement Information18	13 Mechanical, Packaging, and Orderable	
9 Detailed Description20	Information	. 39



4 Device Options

GENERIC PART NUMBER	RADIATION RATING ⁽¹⁾	GRADE ⁽²⁾	PACKAGE	ORDERABLE PART NUMBER
		QMLV-RHA	16-pin HKR CFP	5962R1822001VXC
	TID of 100 krad(Si) RLAT, DSEE free to 75 MeV-	QMLP-RHA	32-pin DAP HTSSOP	5962R1822002PYE
TPS7H2211-SP	cm ² /mg	QMLV	16-pin HKR CFP	962-1822001VXC
1P3/H2211-3P		KGD (QMLV-RHA)	Die	5962R1822001V9A
	None	Engineering model (3)	16-pin HKR CFP	TPS7H2211HKR/EM
	None	Engineering model (4)	Die	TPS7H2211Y/EM
TPS7H2211-SEP	TID of 50 krad(Si) RLAT, DSEE free to 43 MeV- cm ² /mg	Space Enhanced Plastic	32-pin DAP HTSSOP	TPS7H2211MDAPTSEP

⁽¹⁾ TID is total ionizing dose and DSEE is destructive single event effects. Additional information is available in the associated TID reports and SEE reports for each product.

5 Related Products

DEVICE	VIN RANGE	MAXIMUM OUTPUT CURRENT	PROGRAMMABLE CURRENT LIMIT	CURRENT SENSE
TPS7H2211	4.5 V to 14 V	3.5 A	No	No
TPS7H2201	1.5 V to 7 V	6 A	Yes	Yes


⁽²⁾ For additional information about part grade, view SLYB235.

⁽³⁾ These units are intended for engineering evaluation only. They are processed to a non-compliant flow (such as no burn-in and only 25°C testing). These units are not suitable for qualification, production, radiation testing, or flight use. Parts are not warranted as to performance over temperature or operating life.



6 Pin Configuration and Functions

HKR Package 16-Pin CFP With Thermal Pad Top View



DAP Package 32-Pin HTSSOP With Thermal Pad Top View





Table 6-1. Pin Functions

	PIN			
HKR (16) NO.	PW(32) NO.	NAME	I/O ⁽¹⁾	DESCRIPTION
1-4	1-10	VIN	I	Switch input. An input bypass capacitor is recommended for minimizing VIN dip.
6	12	EN	I	Active high switch control input. Do not float this pin.
7	13	OVP	I	Overvoltage protection. Set using an external resistor divider. If no OVP is desired, connect this pin to GND. Do not float this pin.
8	15	GND	_	Device ground. (2)
12	22	SS	I/O	Soft start (switch slew rate control). If this functionality is not desired, the SS pin must be left disconnected (floating). In all cases be sure to follow the requirements of Section 9.3.3.
13-16	23-32	VOUT	0	Switch output. A minimum 10-µF output capacitor is recommended.
5, 9-11	11,14,16,17-21	NC	_	NC — No connect. These pins are not internally connected. It is recommended to connect these pins to GND to prevent charge buildup; however, these pins can also be left open or tied to any voltage between GND and VIN.
_		Thermal Pad	_	Thermal pad (exposed center pad) for heat dissipation purposes. The thermal pad is internally connected to the seal ring and GND.
_		Metal Lid	_	The lid is internally connected to the thermal pad and GND through the seal ring.

- 1. I = Input, O = Output, I/O = Input or Output, = Other
- 2. Thermal pad is internally connected to the seal ring and GND for HKR option.

Table 6-2. Bare Die Information

DIE THICKNESS	BACKSIDE FINISH	BACKSIDE POTENTIAL	BOND PAD METALLIZATION COMPOSITION	BOND PAD THICKNESS
15 mils	Silicon with backgrind	Ground	AlCu	1050 nm



- 1. All dimensions in microns (µm).
- 2. The inner rectangle is the die and the outer rectangle is the die plus scribe lines.



Table 6-3. Bond Pad Coordinates in Microns (µm)

Table 6-3. Bond Pad Coordinates in Microns (μm)							
DESCRIPTION	PAD NUMBER	X MIN	Y MIN	X MAX	Y MAX		
VIN	1	653.22	4936.95	793.17	5076.9		
VIN	2	152.37	4936.95	292.32	5076.9		
VIN	3	319.32	4936.95	459.27	5076.9		
VIN	4	486.27	4936.95	626.22	5076.9		
VIN	5	152.37	4770	292.32	4909.95		
VIN	6	319.32	4770	459.27	4909.95		
VIN	7	486.27	4770	626.22	4909.95		
VIN	8	653.22	4770	793.17	4909.95		
VIN	9	152.37	4579.16	292.32	4719.11		
VIN	10	319.32	4579.16	459.27	4719.11		
VIN	11	486.27	4579.16	626.22	4719.11		
VIN	12	653.22	4579.16	793.17	4719.11		
VIN	13	152.37	4412.21	292.32	4552.16		
VIN	14	319.32	4412.21	459.27	4552.16		
VIN	15	486.27	4412.21	626.22	4552.16		
VIN	16	653.22	4412.21	793.17	4552.16		
VIN	17	152.37	3553.11	292.32	3693.06		
VIN	18	319.32	3553.11	459.27	3693.06		
VIN	19	486.27	3553.11	626.22	3693.06		
VIN	20	653.22	3553.11	793.17	3693.06		
VIN	21	152.37	3386.16	292.32	3526.11		
VIN	22	319.32	3386.16	459.27	3526.11		
VIN	23	486.27	3386.16	626.22	3526.11		
VIN	24	653.22	3386.16	793.17	3526.11		
VINA ⁽¹⁾	25	54.99	1823.09	194.94	1963.04		
VINA ⁽¹⁾	26	54.99	1652.54	194.94	1792.49		
NC	27	54.99	1480.77	194.94	1620.72		
NC	28	54.99	1238.72	194.94	1378.67		
EN	29	54.99	972.68	194.94	1112.63		
NC	30	54.99	581.31	194.94	721.26		
OVP	31	54.99	406.26	194.94	546.21		
GND	32	407.21	54.99	547.16	194.94		
GND	33	577.76	54.99	717.71	194.94		
NC	34	2792.88	54.99	2932.83	194.94		
NC	35	3315.06	587.43	3455.01	727.38		
NC	36	3315.06	1099.26	3455.01	1239.21		
SS	37	3315.06	1544.09	3455.01	1684.04		
VOUT	38	3217.64	3386.16	3357.59	3526.11		
VOUT	39	3050.69	3386.16	3190.64	3526.11		
VOUT	40	2883.74	3386.16	3023.69	3526.11		
VOUT	41	2716.79	3386.16	2856.74	3526.11		
VOUT	42	3217.64	3553.11	3357.59	3693.06		
VOUT	43	3050.69	3553.11	3190.64	3693.06		
VOUT	44	2883.74	3553.11	3023.69	3693.06		
VOUT	45	2716.79	3553.11	2856.74	3693.06		

Table 6-3. Bond Pad Coordinates in Microns (µm) (continued)

DESCRIPTION	PAD NUMBER	X MIN	Y MIN	X MAX	Y MAX
VOUT	46	3217.64	4412.21	3357.59	4552.16
VOUT	47	3050.69	4412.21	3190.64	4552.16
VOUT	48	2883.74	4412.21	3023.69	4552.16
VOUT	49	2716.79	4412.21	2856.74	4552.16
VOUT	50	3217.64	4579.16	3357.59	4719.11
VOUT	51	3050.69	4579.16	3190.64	4719.11
VOUT	52	2883.74	4579.16	3023.69	4719.11
VOUT	53	2716.79	4579.16	2856.74	4719.11
VOUT	54	3217.64	4770	3357.59	4909.95
VOUT	55	3050.69	4770	3190.64	4909.95
VOUT	56	2883.74	4770	3023.69	4909.95
VOUT	57	2716.79	4770	2856.74	4909.95
VOUT	58	3217.64	4936.95	3357.59	5076.9
VOUT	59	3050.69	4936.95	3190.64	5076.9
VOUT	60	2883.74	4936.95	3023.69	5076.9
VOUT	61	2716.79	4936.95	2856.74	5076.9

⁽¹⁾ VINA supplies internal circuitry. Connect VINA to VIN in a single point manner.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted); all voltages referenced to GND⁽¹⁾

		MIN	MAX	UNIT
VIN	Input voltage pins	-0.5	16	V
VOUT	Output voltage pins	-0.5	16	V
SS	Soft start pin	-0.3	16	V
EN, OVP	Enable and over voltage protection pins	-0.3	7.5	V
I _{IN} , I _{OUT}	Continuous switch current		5.4	Α
I _{IN_PLS} , I _{OUT_PLS}	Pulsed switch current (t ≤ 5 μs)		30	Α
T _J	Junction temperature	-55	150	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

7.2 ESD Ratings

				VALUE	UNIT
Ι,	V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
			Charged-device model (CDM), per ANSI/ESDA/JEDEC specification JS-002 ⁽²⁾	±500	_ v

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.



7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted); all voltages referenced to GND

		MIN	MAX	UNIT
VIN	Input voltage pins	4.5	14	V
VOUT	Output voltage pins	0	14 ⁽¹⁾	V
EN, OVP	Enable and overvoltage pins	0	7	V
VIN _{SR}	Input voltage slew rate		0.015	V/µs
I _{IN} , I _{OUT}	Continuous switch current		3.5	Α
TJ	Operating junction temperature ⁽²⁾	-55	125	°C

- (1) This maximum VOUT voltage is only applicable when the device is disabled (EN = Low). When the device is enabled (EN = High), the maximum VOUT voltage is the input voltage, VIN.
- (2) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [T_{A(max)}] is dependent on the maximum operating junction temperature [T_{J(max)}], the maximum power dissipation of the device in the application [P_{D(max)}], and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the equation: T_{A (max)} = T_{J(max)} (θ_{JA} × P_{D(max)})

7.4 Thermal Information

		TPS7H2211-SP	TPS7H2211-SEP	
	THERMAL METRIC(1)	HKR (CFP)	DAP (HTSSOP)	UNIT
		16 PINS	32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	23	23.5	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	5.4	11.2	
$R_{\theta JB}$	Junction-to-board thermal resistance	7.7	5.4	°C/W
ΨθЈТ	Junction-to-top characterization parameter	1.3	0.1	C/vv
ΨθЈВ	Junction-to-board characterization parameter	7.4	5.4	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	0.33	0.5	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



7.5 Electrical Characteristics: All Devices

over operating ambient temperature range $T_A = -55^{\circ}\text{C}$ to 125°C , VIN = 4.5 to 14 V, $C_{OUT} = 10~\mu\text{F}$, and all voltages referenced to GND (unless otherwise noted); includes group E radiation testing at $T_A = 25^{\circ}\text{C}$ for RHA devices⁽¹⁾

to GND (unless otherwise noted); includes PARAMETER		TEST CONDITIONS		SUB- GROUP	MIN	TYP	MAX	UNIT
POWER SUPP	LIES AND CURRENTS							
VIN _{UVLOR}	Internal VIN UVLO rising			1, 2, 3	3.2	3.4	3.8	V
VIN _{UVLOF}	Internal VIN UVLO falling			1, 2, 3	2.6	2.9	3.2	V
HYST _{VIN-UVLO}	Internal VIN UVLO hysteresis			1, 2, 3		0.55	0.75	V
IQ	Quiescent current	I _{OUT} = 0 mA, EN = 7 V		1, 2, 3		5	10	mA
			VIN = 14 V	1, 2, 3		1	1.3	
	VIN to VOUT forward leakage	EN = 0 V, VOUT = 0 V, measured	VIN = 12 V	1, 2, 3		0.65	0.94	
I _F	current	VOUT current	VIN = 9 V	1, 2, 3		0.15	0.49	mA
			VIN = 4.5 V	1, 2, 3		0.04	0.23	l
			VIN = 14 V	1, 2, 3		6.9	10	
1 1/181	VINI off state soundly sounded	EN = 0 V, VOUT = 0 V, measured	VIN = 12 V	1, 2, 3		5.9	9.5	4
I _{SD} VIN	VIN off-state supply current	VIN current	VIN = 9 V	1, 2, 3		4.4	8	mA
			VIN = 4.5 V	1, 2, 3		3.7	7	
V	Reverse current protection enter	EN = 7 V, see Figure 8-1	VIN = 4.5 V	1		390		\/
V _{RCP_ENTER} voltage ⁽³⁾	voltage ⁽³⁾		VIN = 14 V	1		363		mV
	Reverse current protection exit voltage ⁽³⁾	EN = 7 V, see Figure 8-2	VIN = 4.5 V	1		264		\/
			VIN = 14 V	1		249		mV
t _{RCP} Reverse current protecting response time	Reverse current protection	EN = 7 V, see Figure 8-1	VIN = 4.5 V	9		208		
	response time		VIN = 14 V	9		247		μs
1	Reverse current protection leakage	EN = 0 V, VOUT = 0 to 14 V and VOUT > VIN EN = 7 V, VIN = 0 V, VOUT = 0 to 14 V		1, 2, 3		44	250	
I _{RCP}	current			1, 2, 3		37	240	μA
SOFT START								
I _{SS}	Soft start charge current			1, 2, 3		65	83	μA
ENABLE (EN)	INPUT							
VIN _{EN}	VIN percentage for enable (4)			1, 2, 3	75%			
I _{EN}	EN pin input leakage current	EN = 7 V, VIN = 14 V		1, 2, 3		2	12	nA
OVERVOLTAG	E PROTECTION (OVP)							
I _{OVP}	OVP pin input leakage current	OVP = 7 V		1, 2, 3		1.5	12	nA
CURRENT LIN	IIT							
I _{L_trip}	Internal current limit trip point	VIN = 12 V, C _{SS} = 2 nF		1		8		Α
I _{L_peak}	Fast trip off current limit peak	VIN = 12 V, 10 Ω to 10 m Ω short in	1 μs,	1		25		Α
t _{ftr}	Fast trip off response time	switch inductance = 270 nH		9		2.3		μs
t _{fto}	Fast trip off off-time	VIN = 12 V, C _{SS} = 2 nF		9		51		μs
THERMAL SH	UTDOWN							
Thermal shutdo	own					155		°C
Thermal shutdown hysteresis						20		°C

- (1) See the 5962-18220 SMD (standard microcircuit drawing) for additional information on the RHA devices.
- (2) For subgroup definitions, see the Quality Conformance Inspection table
- (3) This parameter is not referenced to GND; it is referenced from VOUT to VIN.
- (4) VIN must be \geq 75% of its final value before EN is asserted only if VIN_{SR} > VOUT_{SR}.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



7.6 Electrical Characteristics: CFP and KGD Options

over operating ambient temperature range T_A = -55°C to 125°C, VIN = 4.5 to 14 V, C_{OUT} = 10 μ F, and all voltages referenced to GND (unless otherwise noted); includes group E radiation testing at T_A = 25°C for RHA devices⁽¹⁾

	PARAMETER TEST CONDITIONS		SUB- GROUP ⁽²⁾	MIN	TYP	MAX	UNIT	
ENABLE (E	N) INPUT							
V _{IHEN}	EN threshold voltage, rising			1, 2, 3	0.60	0.63	0.68	.,
V _{ILEN}	EN threshold voltage, falling			1, 2, 3	0.50	0.52	0.57	V
HYST _{EN}	EN hysteresis voltage			1, 2, 3	94	109	139	mV
t _{LOW_OFF}	EN signal low time during cycling	VOUT falls to < 90%, see RTII V, see Figure 8-3	MER = 0	9, 10, 11	20			μs
OVERVOLT	AGE PROTECTION (OVP)							
V _{OVPR}	OVP threshold voltage, rising			1, 2, 3	1.11	1.15	1.18	.,
V _{OVPF}	OVP threshold voltage, falling			1, 2, 3	1.09	1.14	1.17	V
HYST _{OVP}	OVP hysteresis voltage	4.6 V < VIN < 14 V		1, 2, 3	5	14	40	mV
RESISTANO	CE CHARACTERISTICS							
			–55°C	3		41	45	
			-40°C			43	46	
		VIN = 14 V, I _{OUT} = 3.5 A	25°C	1		54	60	
			85°C			65	71	1
			125°C	2		72	79	
		VIN = 12 V, I _{OUT} = 3.5 A	–55°C	3		41	45	
			-40°C			43	46	
			25°C	1		54	60	
			85°C			65	71	
			125°C	2		72	79	
	On-state resistance, lead length ≈ 2.5 mm	VIN = 9 V, I _{OUT} = 3.5 A	–55°C	3		41	45	
			-40°C			43	46	
R _{ON}			25°C	1		54	61	mΩ
			85°C			65	71	
			125°C	2		72	79	
			–55°C	3		41	45	
			-40°C			43	47	
		VIN = 6 V, I _{OUT} = 3.5 A	25°C	1		54	61	
			85°C			65	71	
			125°C	2		72	79	
			–55°C	3		44	48	
		VIN = 4.5 V, I _{OUT} = 3.5 A	-40°C			47	50	
			25°C	1		59	65	
			85°C			71	76	
			125°C	2		79	84	

 ⁽¹⁾ See the 5962-18220 SMD (standard microcircuit drawing) for additional information on the RHA devices.
 (2) For subgroup definitions, see the Quality Conformance Inspection table



7.7 Electrical Characteristics: HTSSOP Option

over operating ambient temperature range $T_A = -55^{\circ}\text{C}$ to 125°C , VIN = 4.5 to 14 V, $C_{OUT} = 10~\mu\text{F}$, and all voltages referenced to GND (unless otherwise noted); includes group E radiation testing at $T_A = 25^{\circ}\text{C}$ for RHA devices⁽¹⁾

	PARAMETER	TEST CONDITIONS		SUB- GROUP ⁽²⁾	MIN	TYP	MAX	UNIT
ENABLE (E	N) INPUT							
V _{IHEN}	EN threshold voltage, rising			1, 2, 3	0.59	0.63	0.67	
V _{ILEN}	EN threshold voltage, falling			1, 2, 3	0.49	0.52	0.55	V
HYST _{EN}	EN hysteresis voltage			1, 2, 3	95	106	116	
t _{LOW_OFF}	EN signal low time during cycling	VOUT falls to < 90%, see RTII V, see Figure 8-3	MER = 0	9, 10, 11	47			μs
OVERVOLT	AGE PROTECTION (OVP)					,		
V _{OVPR}	OVP threshold voltage, rising			1, 2, 3	1.07	1.15	1.22	
V _{OVPF}	OVP threshold voltage, falling			1, 2, 3	1.04	1.12	1.19	V
HYST _{OVP}	OVP hysteresis voltage	4.6 V < VIN < 14 V		1, 2, 3	24	28	33	mV
	CE CHARACTERISTICS							
			–55°C	3		35.6	37	
			-40°C			37.5		
		VIN = 14 V, I _{OUT} = 3.5 A	25°C	1		44.3	46	_
	On-state resistance, lead length ≈ 2.5 mm		85°C			53.7		
			125°C	2		56.3	60	ĺ
		VIN = 12 V, I _{OUT} = 3.5 A	-55°C	3		35.3	37	ĺ
			-40°C			37.3		ĺ
			25°C	1		44	46	ĺ
			85°C			53.4		ĺ
			125°C	2		56	59	ĺ
		VIN = 9 V, I _{OUT} = 3.5 A	-55°C	3		35	36	ĺ
			-40°C			37		ĺ
R _{ON}			25°C	1		43.6	45	mΩ
			85°C			53		ĺ
			125°C	2		55	58	ĺ
		VIN = 6 V, I _{OUT} = 3.5 A	–55°C	3		34.8	36	ĺ
			-40°C			37		ĺ
			25°C	1		43.5	45	ĺ
			85°C			53		
			125°C	2		55.3	58	
		VIN = 4.5 V, I _{OUT} = 3.5 A	–55°C	3		37.7	39	
			-40°C			40		
			25°C	1		47.6	49	
			85°C			58		
		125°C		2		61	63	ĺ

⁽¹⁾ See the 5962-18220 SMD (standard microcircuit drawing) for additional information on the RHA devices.

⁽²⁾ For subgroup definitions, see the Quality Conformance Inspection table



7.8 Switching Characteristics: All Devices

over operating ambient temperature T_A = 25°C, C_{OUT} = 10 μ F, C_{SS} = 2 nF, R_{LOAD} = 10 Ω (unless otherwise noted); all voltages referenced to GND

	PARAMETER	TEST CONDITIONS	SUBGROUP ⁽¹⁾	MIN	TYP	MAX	UNIT
VIN = 5 V							
t _{ON}	Turn-on time				107		μs
t _{OFF}	Turn-off time	See Figure 8-4	9		56		μs
t _F	VOUT fall time				167		μs
t _{ASSERT}	OVP assert time	See Figure 8-5	9		8		μs
t _{DEASSERT}	OVP deassert time	See Figure 6-5	9		41		μs
VIN = 12 V			·				
t _{ON}	Turn-on time				220		μs
t _{OFF}	Turn-off time	See Figure 8-4	9		41		μs
t _F	VOUT fall time				139		μs
t _{ASSERT}	OVP assert time	See Figure 8-5	9		6		μs
t _{DEASSERT}	OVP deassert time	See Figure 0-5	3		63		μs

⁽¹⁾ For subgroup definitions, see the Quality Conformance Inspection table


7.9 Quality Conformance Inspection

MIL-STD-883, Method 5005 - Group A


SUBGROUP	DESCRIPTION	TEMPERATURE (°C)
1	Static tests at	25
2	Static tests at	125
3	Static tests at	-55
4	Dynamic tests at	25
5	Dynamic tests at	125
6	Dynamic tests at	-55
7	Functional tests at	25
8A	Functional tests at	125
8B	Functional tests at	-55
9	Switching tests at	25
10	Switching tests at	125
11	Switching tests at	-55



7.10 Typical Characteristics



7.10 Typical Characteristics (continued)




Temperature (°C)

Figure 7-11. V_{OVPR} vs Temperature for HTSSOP Across VIN

Temperature (°C)


Figure 7-12. V_{OVPF} vs Temperature for HTSSOP Across VIN

7.10 Typical Characteristics (continued)






7.10 Typical Characteristics (continued)






8 Parameter Measurement Information



- A. VIN is held constant during the test.
- B. V_{RCP_ENTER} is referenced from VOUT to VIN. It is the threshold that, when reached, will turn-off the main switch FETs to prevent reverse current flow.

Figure 8-1. Reverse Current Protection Enter (V_{RCP_ENTER}) Test Waveforms



- A. VIN is held constant during the test.
- B. V_{RCP EXIT} is referenced from VOUT to VIN. It is the threshold that, when reached, will turn-off the reverse current protection feature.

Figure 8-2. Reverse Current Protection Exit (V_{RCP_EXIT}) Test Waveforms




Figure 8-3. EN Signal Low Time to Restart Device (t_{LOW_OFF})





Figure 8-4. Turn-On Time (t_{ON}), Turn-Off Time (t_{OFF}), and VOUT Fall Time (t_{F}) Waveforms



A. The OVP test signal uses a typical rise time and fall time of 30 ns.

Figure 8-5. OVP Assert (t_{ASSERT}) and OVP Deassert (t_{DEASSERT}) Waveforms




9 Detailed Description

9.1 Overview

The TPS7H2211 device is a single channel, 3.5-A eFuse with a programmable turn-on slew rate (soft start) and overvoltage protection (OVP). Additionally, the TPS7H2211 features reverse current protection capability for power distribution applications.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Enable and Overvoltage Protection

Figure 9-1 shows how resistor dividers from VIN connected to the EN and OVP pins can be used to set the enable and overvoltage trip points.




Figure 9-1. Enable and OVP Thresholds Set by Resistor Dividers

The EN pin turns on or turns off the internal switch FETs. An EN voltage greater than V_{IHEN} turns on the switch, and a voltage less than V_{ILEN} turns off the switch. The external resistor divider allows the enable threshold to be configured for a different enable rising voltage (VIN_{EN_RISE}) and a disable falling voltage (VIN_{EN_FALL}) based on the V_{IHEN} and V_{ILEN} specifications respectively. Generally, applications are optimized to configure the enable rising voltage. However, if desired the falling voltage can be configured to use the EN pin as an under voltage protection (UVP) feature.

Typically R_{TOP_EN} is set to 100 k Ω and a value for R_{BOT_EN} is calculated. Section 10.2.2.2.2 shows how these resistor values could be calculated. The enable rising and falling threshold parameters are shown in Figure 9-2, and equations to calculate the resulting rising and falling voltages are shown in Equation 1 and Equation 2 respectively. These equations do not take into account the small EN leakage current which has minimal effect on the results.

Additionally, ensure EN is not asserted before VIN is \geq 75% of its final value as indicated in the electrical characteristics footnote (see Section 7.5). This is only required if VIN_{SR} > VOUT_{SR}. This requirement is to prevent a false overcurrent trigger event.






Figure 9-2. Enable Rising and Falling Thresholds

$$VIN_{EN_RISE} = V_{IHEN} \frac{R_{TOP_EN} + R_{BOT_EN}}{R_{BOT_EN}}$$
(1)

$$VIN_{EN_FALL} = V_{ILEN} \frac{R_{TOP_EN} + R_{BOT_EN}}{R_{BOT_EN}}$$
(2)

Similarly, the overvoltage protection (OVP) feature can be configured using a resistor divider from VIN connected to the OVP pin. A voltage at the OVP pin greater than V_{OVPR} will turn off the switch FETs, and a voltage less than V_{OVPR} will keep the switch FETs on. If this feature is not desired, the OVP pin must be grounded.

The OVP feature is intended to protect downstream devices from an overvoltage condition (by turning off the eFuse if the OVP threshold is reached). The OVP feature does not protect the TPS7H2211 eFuse itself from higher values of VIN. Follow the 14-V maximum VIN value and the 7-V maximum OVP value in the recommended operating conditions.

Typically R_{TOP_OVP} is set to 100 k Ω and a value for R_{BOT_OVP} is calculated. Section 10.2.1.2.3 shows how these resistor values could be calculated. The OVP rising and falling threshold parameters are shown in Figure 9-3, and equations to calculate the resulting rising and falling voltages are shown in Equation 3 and Equation 4 respectively. These equations do not take into account the small OVP leakage current which has minimal effect on the results.





Figure 9-3. OVP Rising and Falling Thresholds

$$VIN_{OVP_RISE} = V_{OVPR} \frac{R_{TOP_OVP} + R_{BOT_OVP}}{R_{BOT_OVP}}$$
(3)

$$VIN_{OVP_FALL} = V_{OVPF} \frac{R_{TOP_OVP} + R_{BOT_OVP}}{R_{BOT_OVP}}$$
(4)

9.3.2 Current Limit

There is an internal current limit intended to protect the TPS7H2211 against hard short circuit conditions. Figure 9-4 shows a short circuit condition followed by an immediate recovery. The TPS7H2211 internal short circuit protection trips at I_{L_trip} . It takes time t_{ftr} , for the internal circuitry to respond to the short circuit condition. Before the current limit circuitry responds, the current through the switch will continue to rise to a peak value, I_{L_peak} . At this point the current limit circuitry responds and quickly turns off the switch. As there is no active discharge on VOUT, the rate of discharge will depend on external factors such as the short condition and COUT. The switch will stay off for time t_{fto} , before turning-on again.



- A. The following values were measured at VIN = 12 V, a parasitic switch inductance nominal value of 270 nH, and R_{OUT} changing from 10 Ω to 10 m Ω in 1 μ s:
 - $I_{L \text{ trip}}(typ) = 8.5 \text{ A}$
 - t_{ftr}(typ) = 2.3 μs
 - I_{L peak}(typ) = 25 A
 - t_{fto}(typ) = 51 μs

Figure 9-4. Single Hard Short and Recovery

As shown in Figure 9-4, the TPS7H2211 is designed to quickly respond to a hard fault condition to minimize the current peak. I_{L} trip and I_{tr} are highly dependent upon the actual fault conditions.



While Figure 9-4 shows a hard short condition that immediately recovers, Figure 9-5 shows a hard short condition that does not immediately recover. Instead, the device twice enters the fast trip mode before the fault is removed.

CAUTION

A short will repeat indefinitely until the short is removed or until the device is disabled. The TPS7H2211 is not intended to remain in this mode indefinitely.




Figure 9-5. Two Hard Shorts and Recovery

9.3.3 Soft Start (Adjustable Rise Time)

An external capacitor, C_{SS} , connected between the VOUT and SS pins, sets t_{SS} , the soft start time. t_{SS} is defined as the time it takes VOUT to rise from 10% to 90% of its final value. Equation 5 calculates the needed C_{SS} capacitor where t_{SS} is the soft start current (typically 65 μ A) and VOUT is the final output voltage reached (for example, 12 V).

$$C_{ss} = \frac{t_{SS} \times I_{SS}}{VOUT \times 0.8}$$
(5)

In order to avoid false trips due to the internal current limit being triggered during startup, the slew rate $VOUT_{SR}$, must satisfy Equation 6 where I_{L_trip} is the internal current limit trip point (typically 8.5 A), I_{OUT} is the final output current (max of 3.5 A), and C_{OUT} is the output capacitance. In the *Application and Implementation Soft Start Time* section, a suggested derated value for I_{L_TRIP} is shown.

If external current limit circuitry is used, it is recommended to replace the I_{L_trip} value with the minimum trip-point value of the external current limit (assuming this trip-point is less than I_{L_trip}). This is in order to ensure the external current limit circuitry isn't tripped during startup.

$$VOUT_{SR} < \frac{I_{L_trip} - I_{OUT}}{C_{OUT}}$$
(6)

The output slew rate of the eFuse, VOUT_{SR}, can be calculated as shown in Equation 7. To determine the worst case slew rate, it is recommended to use the maximum value of I_{SS} , 83 μ A, and the minimum value of the selected capacitor. These worst case conditions may also be used to calculate the worst case (fastest) t_{SS} time.

$$VOUT_{SR} = \frac{I_{SS}}{C_{SS}} = \frac{V_{OUT} \times 0.8}{t_{SS}}$$
(7)

9.3.4 Parallel Operation

The TPS7H2211 can be configured in parallel operation either to increase the current capability, up to nearly 7 A, or to reduce the on-state resistance. In this case, all pins are shared as shown in Figure 9-6.

Since the SS pin sinks current, the combined pins result in a doubled current sink value; consequently the calculated capacitance values must be doubled. The EN and OVP pins have no additional changes from the non-parallel case as they are high impedance inputs.




Figure 9-6. Parallel Configuration to Reduce Resistance or Increase Current Capability

9.3.5 Reverse Current Protection

The TPS72211 eFuse features back to back FETs to prevent current flow from VIN to VOUT and from VOUT to VIN when the switch is disabled (excluding leakage currents). This supports cold sparing (redundancy) applications. For example, VOUT may be up to 14 V while VIN is between 0 V and 14 V. In all cases, only small leakage current will result.

Additionally, the eFuse features active reverse current protection when the switch is enabled. This protection feature is activated when VOUT rises above VIN by V_{RCP_ENTER} (typically 363 mV at VIN = 14 V) which causes the switch to turn-off. After V_{RCP_ENTER} is reached, it will take time, t_{RCP} (typically 247 μ s at VIN = 14 V) for the switch to turn off. Until the switch responds and turns off, there may be high reverse current through the switch. After this time, only a small amount of leakage current, t_{RCP} , will result from VOUT to VIN (typically 40 μ A). The switch will again be enabled after VOUT – VIN falls to less than or equal to t_{RCP_EXIT} (typically 249 mV at VIN = 14 V).

The test waveforms for V_{RCP} ENTER and V_{RCP} EXIT can be found in Figure 8-1 and Figure 8-2 respectively.

9.3.6 Forward Leakage Current

When VIN is powered but the TPS7H2211 is disabled (EN is low), the internal FETs are disabled, creating a high impedance path from VIN to VOUT. However, there are parasitic leakage paths that could cause VOUT to slowly charge. The forward leakage current, I_F , indicates how much current flows from VIN to VOUT during this situation. This is typically 0.65 mA at VIN = 12 V but could be a maximum of 1.3 mA at 14 V.

Some applications may tolerate these leakage mechanisms while some applications may need to pay particular attention to this behavior. It is particularly relevant when VOUT is a high impedance node (and therefore the leakage current goes entirely to charging VOUT instead of being dissipated). By using the basic capacitor equation shown in Equation 8, the time for the voltage to rise to a given value can be theoretically calculated.

$$\Delta t = \Delta V_{OUT} \times C_{OUT} / I_{F}$$
(8)

where

- Δt = time to charge to final value
- ΔV_{OUT} = change in output voltage; for a 0 V starting voltage, use V_{IN}

For example, with a 12-V input voltage and a 220- μ F output capacitance, VOUT will typically charge to 12 V in 4.1 seconds (using I_F = 0.65 mA, Δ V_{OUT} = 12 V, C_{OUT} = 220 μ F).

If the output voltage must remain below a certain value, a pull-down resistor can be utilized with a value as calculated by Equation 9.

$$VOUT_{LKG MAX} = I_F \times R_{PULL DOWN}$$
 (9)

where

- VOUT_{LKG MAX} = maximum output voltage due to leakage current, I_F
- R_{PULL DOWN} = external pull-down resistor from VOUT to GND

For example, placing a 1-k Ω resistor between VOUT and ground will ensure VOUT does not rise above 0.65-V typically or 1.3-V worse case due to the I_F current. It is recommended to ensure the resistor can handle the worst case power dissipation when the switch is enabled and VOUT \approx VIN.

9.4 Device Functional Modes

Table 9-1 lists the state of the eFuse for a given EN input voltage.

Table 9-1. Functional Modes

EN PIN	SWITCH STATUS
V _{EN} < V _{ILEN}	OFF: VOUT = Open
V _{EN} > V _{IHEN}	ON: VOUT ≈ VIN

10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

The TPS7H2211 device is a single channel, 3.5-A eFuse with configurable features such as overvoltage protection, soft start, and enable. Additionally, the TPS7H2211 features reverse current protection for power distribution applications.

10.2 Typical Applications

The following list shows just a few of the multiple applications for the TPS7H2211 eFuse. The first two are discussed in further detail.

- Cold sparing (redundancy) for primary and secondary (redundant) voltage rails (common in satellites)
- Protection of loads from upstream latch-up sensitive converters
- Power rail sequencing
- Power multiplexing
- · Power system ORing

10.2.1 Application 1: Cold Sparing

In applications where a primary and secondary (redundant) power rails are present, the TPS7H2211 readily implements cold sparing because of its reverse current blocking capability. Generally, the primary eFuse will be enabled. If there is a reason to switch to the secondary rail, the primary eFuse will be turned-off and the secondary eFuse will be turned-on. In this cold sparing application, since the eFuse is placed at the input of the point of load regulator, the on-resistance of the switch is not highly critical.




Figure 10-1. Cold Sparing Example Using the TPS7H2211

10.2.1.1 Design Requirements

Table 10-1 shows the design parameters used for this example.

Table 10-1. Design Parameters

	<u> </u>
DESIGN PARAMETER	REQUIREMENT
VIN, input voltage	12 V ± 5%
VIN _{EN} , turn-on voltage	Not applicable - will control EN pin from central controller
VIN _{OVP_RISE} , overvoltage protection set point	13.5 V
I _{OUT} , switch current	3 A
t _{SS} , VOUT soft start time	10 ms

10.2.1.2 Detailed Design Procedure

10.2.1.2.1 Capacitance

At least a 10- μ F output capacitor is recommended on VOUT. Additionally, a capacitor on VIN is recommended in order to keep the input stable. However, it is generally advisable to use higher capacitance values to align with the TI EVM (evaluation module) and the radiation testing configuration (mostly relevant for SETs on VOUT as a higher capacitance generally reduces the SETs). A good higher capacitance value is 170.1 μ F—specifically, 1 × 150- μ F tantalum, 2 × 10- μ F ceramic, and 1 × 0.1- μ F ceramic capacitors. This is what is selected for this design for both the input and output capacitance.

10.2.1.2.2 Enable Control

The EN pin controls the state of the eFuse. Bringing EN high turns on the switch and bringing EN low turns off the switch. In a cold sparing application, only one of the switches is to be enabled at a given time. This EN signal can be controlled from external circuitry. For example, a microcontroller or FPGA may interface to the eFuses through two GPIO pins. The TPS7H2211 is compatible with a variety of logic levels such as 1.1-V logic.

When the primary 12-V rail is to be used, EN of the primary eFuse is set high while the EN of the secondary eFuse remains low. If there is an issue with the primary rail, the secondary rail can instead be used. To make this change, first deassert the EN pin of the primary eFuse. Then assert the EN pin of the secondary eFuse. If both pins are enabled at the same time, reverse current flow in one of the eFuses may result. While there is internal reverse current protection circuitry in the eFuses, it is simple to avoid this problem through proper EN sequencing.

10.2.1.2.3 Overvoltage Protection

The overvoltage protection is set by configuring the R_{BOT_OVP} and R_{TOP_OVP} resistors. The overvoltage protection feature turns off the switch if the input voltage exceeds a predetermined value as described in Section 9.3.1. For this design, the goal is to have the overvoltage protection activate at a nominal voltage of 13.5 V. First set R_{TOP_OVP} = 100 k Ω with a 0.1% tolerance resistor, then use Equation 10 to calculate the nominal value of R_{BOT_OVP} . A nominal 9.31-k Ω 0.1% tolerance resistor best satisfies the equation.

$$R_{BOT_OVP} = \frac{V_{OVPR(TYP)} \times R_{TOP_OVP}}{VIN_{OVP_RISE} - V_{OVPR(TYP)}}$$
(10)

where

- V_{OVPR(TYP)} = 1.15 V
- $R_{TOP\ OVP} = 100 \text{ k}\Omega$
- VIN_{OVP RISE} = 13.5 V

In order to ensure the selected R_{BOT_OVP} value is acceptable for both the minimum and maximum OVP rising threshold, use Equation 11. $VIN_{OVP_RISE(MIN)}$ is selected as the highest possible value that VIN will reach during nominal operation (to prevent false OVP trips). $VIN_{OVP_RISE(MAX)}$ may be selected by the user as long as it

is within the VIN of the Recommended Operating Conditions. These selections result in an allowable value of R_{BOT_OVP} between 9.214 k Ω and 9.650 k Ω . The selected 9.31-k Ω 0.1% tolerance resistor satisfies these constraints, even when taking into account its tolerance.

$$\frac{V_{\text{OVPR}(\text{MAX})} \times R_{\text{TOP_OVP}} \times \left(1 + R_{\text{tolerance}}\right)}{\text{VIN}_{\text{OVP_RISE}(\text{MAX})} - V_{\text{OVPR}(\text{MAX})}} \leq R_{\text{BOT_OVP}} \leq \frac{V_{\text{OVPR}(\text{MIN})} \times R_{\text{TOP_OVP}} \times \left(1 - R_{\text{tolerance}}\right)}{\text{VIN}_{\text{OVP_RISE}(\text{MIN})} - V_{\text{OVPR}(\text{MIN})}} \tag{11}$$

where

- V_{OVPR(MAX)} = 1.18 V
- $R_{TOP OVP} = 100 \text{ k}\Omega$
- $R_{\text{tolerance}} = 0.01\% = 0.001$
- VIN_{OVP RISE(MAX)} = 14 V
- $V_{OVPR(MIN)} = 1.11 V$
- VIN_{OVP RISE(MIN)} = VIN × (1 + tolerance) = 12.6 V

Since the OVP pin has hysteresis, the OVP falling threshold will be different than the rising threshold. Therefore, in order to ensure the selected R_{BOT_OVP} value is acceptable for the OVP falling threshold, use Equation 12. $VIN_{OVP_FALL(MIN)}$ and $VIN_{OVP_FALL(MAX)}$ values may be selected using the same method as for $VIN_{OVP_RISE(MIN)}$ and $VIN_{OVP_RISE(MAX)}$. These selections results in an allowable R_{BOT_OVP} value between of 9.129 k Ω and 9.460 k Ω . The selected 9.31-k Ω 0.1% tolerance resistor also satisfies these constraints, even when taking into account its tolerance.

$$\frac{V_{OVPF(MAX)} \times R_{TOP_OVP} \times \left(1 + R_{tolerance}\right)}{VIN_{OVP_FALL(MAX)} - V_{OVPF(MAX)}} \le R_{BOT_OVP} \le \frac{V_{OVPF(MIN)} \times R_{TOP_OVP} \times \left(1 - R_{tolerance}\right)}{VIN_{OVP_FALL(MIN)} - V_{OVPF(MIN)}} \tag{12}$$

where

- V_{OVPF(MAX)} = 1.17 V
- $R_{TOP OVP} = 100 \text{ k}\Omega$
- R_{tolerance} = 0.001
- VIN_{OVP FALL(MAX)} = 14 V
- $V_{OVPF(MIN)} = 1.09 V$
- VIN_{OVP} FALL(MIN) = VIN × (1 + tolerance) = 12.6 V

To summarize, using Equation 3 and Equation 4 with R_{TOP_OVP} = 100 k Ω and R_{BOT_OVP} = 9.31 k Ω , the eFuse will nominally go into overvoltage protection mode at 13.50 V and exit at 13.38 \overline{V} . Taking into account the minimum and maximum OVP pin threshold and resistor tolerances, the switch will enter over voltage protection mode between 13.01 V and 13.88 V and exit between 12.77 V and 13.76 V.

CAUTION

The eFuse input voltage must remain within the recommended operating conditions (which contain a maximum VIN of 14 V). If OVP is configured above 14 V, then the OVP mode should only be used as a last resort feature. The eFuse is not intended to be above 14 V.



10.2.1.2.4 Soft Start Time

The desired 10-ms soft start time is achieved following the procedure in Section 9.3.3. The procedure is replicated below for convenience.

First, use Equation 13 to determine the needed value of C_{SS}. This results in a calculated C_{SS} value of 67.7 nF. A 68-nF ±10% capacitor is selected.

$$C_{ss} = \frac{t_{SS} \times I_{SS}}{VOUT \times 0.8}$$
(13)

where

- t_{SS} = 10 ms = 10 × 10⁻³ s $I_{SS(TYP)}$ = 65 μ A = 65 × 10⁻⁶ A
- $V_{OUT(NOM)} = 12 V$

Next determine the resulting slew rate using Equation 14. Using the minimum value for the 10% tolerance C_{SS} and the maximum value for I_{SS} results in the worst case (fastest) slew rate of 1,356 V/s.

$$VOUT_{SR} = \frac{I_{SS}}{C_{SS}} = \frac{V_{OUT} \times 0.8}{t_{SS}}$$
(14)

where

- $I_{SS(MAX)} = 83 \mu A = 83 \times 10^{-6} A$ $C_{SS} = 68 \text{ nF} \times (1 10\%) = 61.2 \times 10^{-9} \text{ F}$

Finally, determine if the resulting slew rate is less than the maximum allowed by Equation 15. I_{L_trip} is typically 8.5 A, but in order to select a conservative value it is suggested to let I_L trip = 5.4 A (which is also the absolute maximum rating for continuous switch current). The 1,356-V/s slew rate is less than the maximum acceptable slew rate of 14,109 V/s. Therefore, this soft start capacitor is acceptable.

$$VOUT_{SR} < \frac{I_{L_trip} - I_{OUT}}{C_{OUT}}$$
(15)

where

- I_{L_trip} = 5.4 A
 I_{OUT(NOM)} = 3.0 A
 C_{OUT} = 170.1 μF = 170.1 × 10⁻⁶ F

While it is typically trivial to meet the slew rate restrictions, note that for space applications a large output capacitor is often utilized. This results in a lower maximum acceptable slew rate and additional care must be taken in order to ensure the expected slew rate is not too fast.



10.2.1.2.5 Summary

The final component values are shown in Figure 10-2.





Figure 10-2. Cold Sparing Example With Calculated Component Values

10.2.1.3 Application Curve

Figure 10-3 shows the first eFuse being enabled. Figure 10-4 shows the first eFuse being powered down and the second device being powered up (switch from primary to secondary power). The less time both switches are turned-off, the less droop on VOUT.





10.2.2 Application 2: Protection

The TPS7H2211 can be used to protect a load from an upstream latchup sensitive regulator. The eFuse will provide overvoltage protection (OVP) and under-voltage protection (by using the EN pin). If the upstream regulator fails, the eFuse will disconnect the load from the regulator. The load could then be powered by a redundant supply (see the *Application 1: Cold Sparing* section).

In this configuration, the on-resistance of the switch is more important as it is placed after the point of load regulator. Two eFuses can be placed in parallel to further reduce the on-resistance. In the design example shown here, it was determined only one eFuse was needed.




Figure 10-5. Protection Example Using the TPS7H2211

10.2.2.1 Design Requirements

Table 10-2 shows the design parameters used for this example.

DESIGN PARAMETER	EXAMPLE VALUE	
VIN, input voltage	5 V ± 2%	
VIN _{EN} , turn-on voltage	4.5 V	
VIN _{OVP_RISE} , overvoltage protection set point	5.4 V	
I _{OUT} , switch current	3 A	
t _{SS} , VOUT soft start time	1 ms	

Table 10-2. Design Parameters

10.2.2.2 Detailed Design Procedure

10.2.2.2.1 Capacitance

Similarly to Section 10.2.1.2.1, 170.1 μF of input and output capacitance is selected–specifically, 1 × 150- μF tantalum, 2 × 10- μF ceramic, and 1 × 0.1- μF ceramic capacitors.

10.2.2.2.2 Enable Control

The enable threshold is set by configuring the R_{BOT_EN} and R_{TOP_EN} resistors in order to turn on the switch at the desired input voltage as described in Section 9.3.1. For this design, the goal is to turn on the switch when VIN reaches 4.5 V. First we set R_{TOP_EN} = 100 k Ω with a 0.1% tolerance resistor, and then use Equation 16 to calculate the nominal R_{BOT_EN} . A 16.2-k Ω 0.1% tolerance resistor is found to best satisfy the equation.

Submit Document Feedback

$$R_{BOT_EN} = \frac{V_{IHEN(TYP)} \times R_{TOP_EN}}{VIN_{EN_RISE} - V_{IHEN(TYP)}}$$
(16)

where

- V_{IHEN(TYP)} = 0.63 V
- $R_{TOP_EN} = 100 \text{ k}\Omega$
- VIN_{EN RISE} = 4.5 V

Additionally, it should be ensured the worst case minimum and maximum turn-on voltages are acceptable. The minimum turn-on voltage would ideally be above 4.5 V (the minimum operating voltage). However, in this case that is not possible to achieve, and it is acceptable to allow the minimum turn-on voltage to be lower than 4.5 V (such as 4.2 V). Note however that the device will not be fully operational until at least 4.5 V is reached. This is okay in this case since the VIN voltage will quickly rise to above 4.5 V which puts the device in a fully operational state. The eFuse maximum turn-on voltage must be less than the minimum final VIN value (which is 4.9 V as determined by the 2% tolerance on the 5-V rail). The maximum turn-on voltage can be calculated using Equation 17. It is determined that VIN_{EN RISE(MAX)} = 4.89 V which is under 4.9 V.

$$VIN_{EN_RISE \, (MAX)} = V_{IHEN \, (MAX)} \times \frac{R_{TOP_EN} \times (1 + R_{tolerance}) + R_{BOT_EN} \times (1 - R_{tolerance})}{R_{BOT_EN} \times (1 - R_{tolerance})}$$
(17)

where

- V_{IHEN(MAX)} = 0.68 V
- $R_{TOP EN} = 100 k\Omega$
- $R_{BOT_EN} = 16.2 \text{ k}\Omega$
- R_{tolerance} = 0.1% = 0.001

An alternative method to ensure the selected R_{BOT_EN} value is acceptable for both the minimum and maximum enable thresholds is to select minimum and maximum values for VIN_{EN_RISE} and VIN_{EN_FALL} and ensure Equation 18 and Equation 19 are satisfied.

$$\frac{V_{IHEN(MAX)} \times R_{TOP_EN} \times \left(1 + R_{tolerance}\right)}{VIN_{EN_RISE(MAX)} - V_{IHEN(MAX)}} \leq R_{BOT_EN} \leq \frac{V_{IHEN(MIN)} \times R_{TOP_EN} \times \left(1 - R_{tolerance}\right)}{VIN_{EN_RISE(MIN)} - V_{IHEN(MIN)}} \tag{18}$$

$$\frac{V_{ILEN(MAX)} \times R_{TOP_EN} \times \left(1 + R_{tolerance}\right)}{VIN_{EN_FALL(MAX)} - V_{IHLN(MAX)}} \leq R_{BOT_EN} \leq \frac{V_{ILEN(MIN)} \times R_{TOP_EN} \times \left(1 - R_{tolerance}\right)}{VIN_{EN_FALL(MIN)} - V_{ILEN(MIN)}} \tag{19}$$

To summarize, using Equation 1 and Equation 2 with R_{TOP_EN} = 100 k Ω and R_{BOT_EN} = 16.2 k Ω , shows the eFuse will nominally turn on at 4.52 V and turn off at 3.73 V. The turn-off voltage is different due to the enable pin hysteresis. Taking into account the maximum and minimum EN pin thresholds and resistor tolerances the switch will turn on between 4.30 V and 4.89 V and turn off between 3.58 V and 4.10 V. To change the turn-off levels requires changing the turn-on levels. The turn-off level will act as an under voltage protection (UVP) feature to protect the downstream circuitry from receiving a sustained voltage under 3.58 V (which could potentially put the circuit in an undefined state).

Additionally, as the turn-on voltage minimum is 4.30 V, this is greater than 75% of the final VIN value ($4.30 \text{ V} > 4.9 \text{ V} \times 0.75 = 3.68 \text{ V}$). Therefore, there is no EN and slew rate related requirements as indicated in the electrical characteristics footnote (see Section 7.5). If the device was enabled under 3.68 V (not advised; this is less than

the recommended operating VIN voltage of 4.5 V), the output voltage slew rate must be less than the input voltage slew rate or a false overcurrent trigger may occur.

10.2.2.2.3 Overvoltage Protection

The TPS7H2211 eFuse is exceptionally well suited to provide overvoltage protection in this application. This is because even if the upstream regulator fails in a manner that shorts its input to output (12 V), the TPS7H2211 eFuse is able to handle up to 14 V at the input with full data sheet specified performance.

The overvoltage protection is set by configuring the R_{BOT OVP} and R_{TOP OVP} resistors similarly to Section 10.2.1.2.3. The overvoltage protection feature turns off the switch if the input voltage exceeds a predetermined value. For this design, the goal is to have the overvoltage protection activate at a nominal voltage of 5.4 V. First set $R_{TOP\ OVP}$ = 100 k Ω with a 0.1% tolerance resistor, then use Equation 20 to calculate the nominal value of $R_{BOT,OVP}$. A nominal 27-k Ω 0.1% tolerance resistor best satisfies the equation.

$$R_{BOT_OVP} = \frac{V_{OVPR(TYP)} \times R_{TOP_OVP}}{VIN_{OVP_RISE} - V_{OVPR(TYP)}}$$
(20)

where

- $V_{OVPR(TYP)} = 1.15 V$
- $R_{TOP OVP} = 100 \text{ k}\Omega$
- VIN_{OVP} RISE = 5.4 V

In order to ensure the selected R_{BOT OVP} value is acceptable for both the minimum and maximum OVP rising threshold, use Equation 21. VIN_{OVP RISE(MIN)} is selected as the highest possible value that VIN will reach during nominal operation. VINOVP RISE(MAX) may be selected by the user as long as it is within the VIN of the Recommended Operating Conditions. These selections result in an allowable value of R_{BOT OVP} between 9.214 $k\Omega$ and 27.791 $k\Omega$. The selected 27 $k\Omega$ -0.1% tolerance resistor satisfies these constraints, even when taking into account its tolerance.

$$\frac{V_{OVPR(MAX)} \times R_{TOP_OVP} \times \left(1 + R_{tolerance}\right)}{VIN_{OVP_RISE(MAX)} - V_{OVPR(MAX)}} \leq R_{BOT_OVP} \leq \frac{V_{OVPR(MIN)} \times R_{TOP_OVP} \times \left(1 - R_{tolerance}\right)}{VIN_{OVP_RISE(MIN)} - V_{OVPR(MIN)}} \tag{21}$$

where

- $V_{OVPR(MAX)} = 1.18 V$
- $R_{TOP OVP} = 100 k\Omega$
- $R_{\text{tolerance}} = 0.01\% = 0.001$
- $VIN_{OVP RISE(MAX)} = 14 V$
- $V_{OVPR(MIN)} = 1.11 V$
- $VIN_{OVP_RISE(MIN)} = VIN \times (1 + tolerance) = 5.1 V$

Since the OVP pin has hysteresis, the OVP falling threshold will be different than the rising threshold. Therefore, in order to ensure the selected R_{BOT OVP} value is acceptable for the OVP falling threshold, use Equation 22. VINOVP FALL(MIN) and VINOVP FALL(MAX) values may be selected using the same method as for VINOVP RISE(MIN) and VIN_{OVP_RISE(MAX)}. These selections results in an allowable R_{BOT_OVP} value between of 9.128 kΩ and 27.154 $k\Omega$. The selected 27 $k\Omega$ -0.1% tolerance resistor also satisfies these constraints, even when taking into account its tolerance.

$$\frac{V_{OVPF\left(MAX\right)} \times R_{TOP_OVP} \times \left(1 + R_{tolerance}\right)}{VIN_{OVP_FALL\left(MAX\right)} - V_{OVPF\left(MAX\right)}} \leq R_{BOT_OVP} \leq \frac{V_{OVPF\left(MIN\right)} \times R_{TOP_OVP} \times \left(1 - R_{tolerance}\right)}{VIN_{OVP_FALL\left(MIN\right)} - V_{OVPF\left(MIN\right)}} \tag{22}$$

where

 $V_{OVPF(MAX)} = 1.17 V$

- $R_{TOP\ OVP} = 100 \text{ k}\Omega$
- $R_{tolerance} = 0.001$
- $VIN_{OVP_FALL(MAX)} = 14 V$
- $V_{OVPF(MIN)} = 1.09 V$
- $VIN_{OVP\ FALL(MIN)} = VIN \times (1 + tolerance) = 5.1 V$

To summarize, using Equation 3 and Equation 4 with $R_{TOP\ OVP} = 100\ k\Omega$ and $R_{BOT\ OVP} = 27\ k\Omega$, the eFuse will nominally go into overvoltage protection mode at 5.41 V and exit at 5.36 V. Taking into account the minimum and maximum OVP pin threshold and resistor tolerances, the switch will enter overvoltage protection mode between 5.21 V and 5.56 V and exit between 5.12 V and 5.51 V.

10.2.2.2.4 Soft Start Time

The desired 1-ms soft start time is achieved following the procedure in Section 9.3.3. The procedure is replicated below for convenience.

First, use Equation 23 to determine the needed value of C_{SS}. This results in a calculated C_{SS} value of 16.3 nF. A 22-nF ±10% capacitor is selected.

$$C_{ss} = \frac{t_{SS} \times I_{SS}}{VOUT \times 0.8}$$
(23)

where

- $t_{SS} = 1 \text{ ms} = 1 \times 10^{-3} \text{ s}$ $I_{SS(TYP)} = 65 \mu A = 65 \times 10^{-6} A$
- $V_{OUT(NOM)} = 5 V$

Next determine the resulting slew rate using Equation 24. Using the minimum value for the 10% tolerance C_{SS} and the maximum value for I_{SS} results in the worst case (fastest) slew rate of 4,192 V/s.

$$VOUT_{SR} = \frac{I_{SS}}{C_{SS}} = \frac{V_{OUT} \times 0.8}{t_{SS}}$$
(24)

where

- $I_{SS(MAX)} = 83 \mu A = 83 \times 10^{-6} A$ $C_{SS} = 22 \text{ nF} \times (1 10\%) = 19.8 \times 10^{-9} \text{ F}$

Finally, determine if the resulting slew rate is less than the maximum allowed by Equation 25. I_{L_trip} is typically 8.5 A, but in order to select a conservative value it is suggested to let I_{L} trip = 5.4 A (which is also the absolute maximum rating for continuous switch current). The 2,955-V/s slew rate is less than the maximum acceptable slew rate of 4,192 V/s. Therefore, this soft start capacitor is acceptable.

$$VOUT_{SR} < \frac{I_{L_trip} - I_{OUT}}{C_{OUT}}$$
(25)

where

- $I_{L_trip} = 5.4 A$
- I_{OUT(NOM)} = 3.0 A
 C_{OUT} = 170.1 μF = 170.1 × 10⁻⁶ F

While it is typically trivial to meet the slew rate restrictions (as demonstrated here by selecting a relatively fast soft start time), note that for space applications a large output capacitor is often utilized. This results in a lower maximum acceptable slew rate and additional care must be taken in order to ensure the expected slew rate is not too fast.

10.2.2.2.5 Summary

The final calculated values are shown in Figure 10-6.





Figure 10-6. Final Schematic With Component Values for the Protection Application

10.2.2.3 Application Curve

Figure 10-7 shows how a 12 V overvoltage event trips the overvoltage protection (OVP) circuitry to protect the downstream load. Figure 10-8 shows how the switch will turn-off if the voltage falls too far.



10.3 Power Supply Recommendations

The TPS7H2211 is designed to operate from a wide input voltage supply range between 4.5 V to 14 V. This supply voltage must be well regulated and proper local bypass capacitors must be used for proper electrical performance from VIN to GND. Due to stringent requirements for space applications, typically numerous input bypass capacitors are used and the total capacitance is much larger than for commercial applications. The TPS7H2211 evaluation module uses 1×150 - μ F tantalum capacitor in parallel with 2×10 - μ F ceramic capacitors and 1×0.1 - μ F ceramic capacitor.



10.4 Layout

10.4.1 Layout Guidelines

For best performance, make all traces as short as possible. Place the input and output capacitors close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Use wide traces for VIN, VOUT, and GND to help minimize the parasitic electrical effects. Pay particular attention to minimizing the length of the C_{SS} capacitor connection between VOUT and SS in order to minimize stray inductance.

Use thermal vias for the thermal pad to ensure the device remains at allowable temperatures, especially during fault conditions (such as a short at VOUT). As the thermal pad is internally connected to GND, TI recommends the vias be connected to a large GND plane on the printed circuit board.

10.4.2 Layout Example




Figure 10-9. Layout Recommendation



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, TPS7H2211-SP Total Ionizing Dose (TID) radiation report
- Texas Instruments, TPS7H2211-SEP Total Ionizing Dose (TID) Radiation Report
- Texas Instruments, TPS7H2211-SP Single-Event Effects (SEE) radiation report
- Texas Instruments, Single-Event-Effects Test Report of the TPS7H2211-SEP eFuse
- Texas Instruments, TPS7H2211EVM-CVAL Evaluation Module user's guide
- Texas Instruments, TPS7H2211EVM Evaluation Module (EVM)
- Texas Instruments, Basics of Load Switches application report
- Texas Instruments, Basics of eFuses application report
- Standard Microcircuit Drawing (SMD), 5962R18220
- Vendor Item Drawing (VID), V6223609

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



12 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (December 2023) to Revision F (March 2024)

Page

• Removed TPS7H2211MDAPTSEP advance-information notes in Description and Device Options sections... 1

Changes from Revision D (September 2023) to Revision E (December 2023)

Page

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

www.ti.com

29-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material			Part marking
	(-)	(=)			(5)	(4)	(5)		(=)
5962-1822001VXC	Active	Production	CFP (HKR) 16	25 TUBE	ROHS Exempt	NIAU	N/A for Pkg Type	-55 to 125	5962-1822001VXC TPS7H2211MHKRV
5962R1822001V9A	Active	Production	XCEPT (KGD) 0	25 OTHER	Yes	Call TI	N/A for Pkg Type	-55 to 125	
5962R1822001VXC	Active	Production	CFP (HKR) 16	25 TUBE	ROHS Exempt	NIAU	N/A for Pkg Type	-55 to 125	5962R1822001VXC TPS7H2211MHKRV
5962R1822001VXC.A	Active	Production	CFP (HKR) 16	25 TUBE	ROHS Exempt	NIAU	N/A for Pkg Type	-55 to 125	5962R1822001VXC TPS7H2211MHKRV
5962R1822002PYE	Active	Production	HTSSOP (DAP) 32	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	1822002PYE
5962R1822002PYE.A	Active	Production	HTSSOP (DAP) 32	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	1822002PYE
TPS7H2211HKR/EM	Active	Production	CFP (HKR) 16	25 TUBE	ROHS Exempt	NIAU	N/A for Pkg Type	25 to 25	TPS7H2211HKR/EM EVAL ONLY
TPS7H2211MDAPTSEP	Active	Production	HTSSOP (DAP) 32	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	TPS7H2211
TPS7H2211Y/EM	Active	Production	XCEPT (KGD) 0	5 OTHER	Yes	Call TI	N/A for Pkg Type	25 to 25	
V62/23609-01XE	Active	Production	HTSSOP (DAP) 32	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	TPS7H2211

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 29-May-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS7H2211-SEP, TPS7H2211-SP:

Catalog: TPS7H2211-SEP

• Space : TPS7H2211-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
5962R1822002PYE	HTSSOP	DAP	32	250	178.0	24.4	8.8	11.8	1.8	12.0	24.0	Q1
TPS7H2211MDAPTSEP	HTSSOP	DAP	32	250	330.0	24.4	8.8	11.8	1.8	12.0	24.0	Q1



www.ti.com 23-May-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
5962R1822002PYE	HTSSOP	DAP	32	250	223.0	191.0	55.0	
TPS7H2211MDAPTSEP	HTSSOP	DAP	32	250	356.0	356.0	41.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-1822001VXC	HKR	CFP	16	25	506.98	26.16	6220	NA
5962R1822001VXC	HKR	CFP	16	25	506.98	26.16	6220	NA
5962R1822001VXC.A	HKR	CFP	16	25	506.98	26.16	6220	NA
TPS7H2211HKR/EM	HKR	CFP	16	25	506.98	26.16	6220	NA



CERAMIC DUAL FLATPACK




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
 This package is hermetically sealed with a metal lid. Lid is connected to Heatsink.
- 4. The terminals are gold plated.
- 5. Falls within MIL-STD-1835 CDFP-F11A.



CERAMIC DUAL FLATPACK



8.1 x 11, 0.65 mm pitch


PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE




NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.
- 5. Features may differ and may not be present.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated