











TPS61025-Q1, TPS61027-Q1, TPS61029-Q1

SLVSA31A - NOVEMBER 2009-REVISED DECEMBER 2014

TPS6102x 96% Efficient Synchronous Boost Converters

Features

- **Qualified for Automotive Applications**
- 96% Efficient Synchronous Boost Converter
- Output Voltage Remains Regulated When Input Voltage Exceeds Nominal Output Voltage
- Device Quiescent Current: 25 µA (Typ)
- Input Voltage Range: 0.9 V to 6.5 V
- Fixed and Adjustable Output Voltage Options Up to 5.5 V
- Power Save Mode for Improved Efficiency at Low **Output Power**
- Low Battery Comparator
- Low EMI-Converter (Integrated Anti-ringing Switch)
- Load Disconnect During Shutdown
- Over-Temperature Protection
- Small 3-mm × 3-mm QFN-10 Package

Applications

- All One-Cell, Two-Cell and Three-Cell Alkaline, NiCd or NiMH or Single-Cell Li Battery Powered **Products**
- Portable Audio Players
- **PDAs**
- Cellular Phones
- Personal Medical Products
- Camera White LED Flash Light

3 Description

The TPS6102x devices provide a power supply solution for products powered by either a one-cell, two-cell, or three-cell alkaline, NiCd or NiMH, or onecell Li-Ion or Li-polymer battery. Output currents can go as high as 200 mA while using a single-cell alkaline, and discharge it down to 0.9 V. It can also be used for generating 5 V at 500 mA from a 3.3-V rail or a Li-Ion battery. The boost converter is based on a fixed frequency, pulse-width-modulation (PWM) controller using a synchronous rectifier to obtain maximum efficiency. At low load currents, the converter enters the Power Save Mode to maintain a high efficiency over a wide load current range. The Power Save Mode can be disabled, forcing the converter to operate at a fixed switching frequency. The maximum peak current in the boost switch is limited to a value of 800 mA, 1500 mA or 1800 mA depending on the device version.

The TPS6102x devices keep the output voltage regulated even when the input voltage exceeds the nominal output voltage. The output voltage can be programmed by an external resistor divider, or is fixed internally on the chip. The converter can be disabled to minimize battery drain. During shutdown, the load is completely disconnected from the battery. A low-EMI mode is implemented to reduce ringing and, in effect, lower radiated electromagnetic energy when the converter enters the discontinuous conduction mode. The device is packaged in a 10-pin VSON PowerPAD™ package.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|-----------|-----------------|
| TPS61025-Q1 | | |
| TPS61027-Q1 | VSON (10) | 3.00mm x 3.00mm |
| TPS61029-Q1 | | |

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic






Table of Contents

| 1 | Features 1 | | 11.2 Feature Description | |
|----|---|----|--|----|
| 2 | Applications 1 | | 11.3 Device Functional Modes | 13 |
| 3 | Description 1 | | 11.4 Programming | 13 |
| 4 | Simplified Schematic | 12 | Application and Implementation | 14 |
| 5 | Revision History2 | | 12.1 Application Information | 1 |
| 6 | Device Comparison Table3 | | 12.2 Typical Application | 10 |
| 7 | Pin Configuration and Functions | 13 | Power Supply Recommendations | 20 |
| 8 | _ | 14 | Layout | 20 |
| 0 | Specifications | | 14.1 Layout Guidelines | 20 |
| | 8.2 ESD Ratings | | 14.2 Layout Example | 20 |
| | 8.3 Recommended Operating Conditions | 15 | Device and Documentation Support | 2 |
| | 8.4 Thermal Information | | 15.1 Documentation Support | 2 |
| | 8.5 Electrical Characteristics 5 | | 15.2 Related Links | 2 |
| 0 | | | 15.3 Trademarks | 2 |
| 9 | Typical Characteristics | | 15.4 Electrostatic Discharge Caution | 2 |
| 10 | Parameter Measurement Information 8 | | 15.5 Glossary | 2 |
| 11 | Detailed Description 9 11.1 Functional Block Diagram (TPS61029) 9 | 16 | Mechanical, Packaging, and Orderable Information | |
| | | | III VI III WII VII | |

5 Revision History

Changes from Original (November 2009) to Revision A

Page

Added Device Information table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
 Added ESD Ratings table
 Improved image quality for all equations and figures




6 Device Comparison Table

| PART NUMBER (1) | OUTPUT VOLTAGE (DC/DC) | NOMINAL SWITCH CURRENT LIMIT |
|----------------------------|------------------------|------------------------------|
| TPS61029-Q1 | Adjustable | 1800 mA |
| TPS61025-Q1 ⁽²⁾ | 3.3 V | 1500 mA |
| TPS61027-Q1 ⁽²⁾ | 5 V | 1500 mA |

- (1) For all available packages, see the orderable addendum at the end of the datasheet(2) Product preview. Contact TI factory for more information

7 Pin Configuration and Functions



Pin Functions

| PIN | | I/O | DESCRIPTION |
|-----------|-----|-----|---|
| NAME | NO. | ٥ | DESCRIPTION |
| EN | 1 | _ | Enable input (1/VBAT enabled, 0/GND disabled) |
| FB | 3 | _ | Voltage feedback of adjustable versions |
| GND | 5 | | Control / logic ground |
| LBI | 7 | _ | Low battery comparator input (comparator enabled with EN), may not be left floating, should be connected to GND or VBAT if comparator is not used |
| LBO | 4 | 0 | Low battery comparator output (open drain) |
| PS | 8 | _ | Enable/disable power save mode (1/VBAT disabled, 0/GND enabled) |
| SW | 9 | _ | Boost and rectifying switch input |
| PGND | 10 | | Power ground |
| VBAT | 6 | Ι | Supply voltage |
| VOUT | 2 | 0 | Boost converter output |
| PowerPAD™ | | | Must be soldered to achieve appropriate power dissipation. Should be connected to PGND. |



8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

| | | MIN | MAX | UNIT |
|---------------------|--|------|-----|------|
| Input voltage range | SW, VOUT, LBO, VBAT, PS, EN, FB, LBI | -0.3 | 7 | V |
| TJ | Operating virtual junction temperature range | -40 | 150 | ژ. |
| T _{stg} | Storage temperature range | -65 | 150 | 10 |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

| | - | | | VALUE | UNIT | | |
|--------------------|---|---|---|-------|------|--|--|
| TPS6102 | TPS61025-Q1, TPS61027-Q1, and TPS61029-Q1 in DRC package | | | | | | |
| | | Human-body model (HBM), per AEC Q100 | D-002 ⁽¹⁾ | ±2000 | | | |
| V _(ESD) | Electrostatic discharge | Charged-device model (CDM), per AEC | All pins except EN, GND, VBAT, and PGND | ±500 | V | | |
| | | Q100-011 | Corner pins (EN, GND, VBAT, and PGND) | ±750 | | | |
| TPS6102 | 29-Q1 in DPN package | | | | | | |
| | | Human-body model (HBM), per AEC Q100 | D-002 ⁽¹⁾ | ±2000 | | | |
| V _(ESD) | Electrostatic discharge | tatic discharge Charged-device model (CDM), per AEC | | ±500 | V | | |
| | | Q100-011 | Corner pins (EN, GND, VBAT, and PGND) | ±750 | | | |

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

8.3 Recommended Operating Conditions

| | MIN | MAX | UNIT |
|--|-----|-----|------|
| Supply voltage at VBAT, V _I (TPS61025, TPS61027) | 0.9 | 6.5 | V |
| Supply voltage at VBAT, V _I (TPS61029) | 0.9 | 5.5 | V |
| Operating virtual junction temperature range, T _J | -40 | 125 | °C |

8.4 Thermal Information

| | THERMAL METRIC ⁽¹⁾ | DRC | DPN | LINUT |
|-----------------------|--|---------|---------|-------|
| | THERMAL METRIC** | 10 PINS | 10 PINS | UNIT |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 47.2 | 47.9 | |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 67.5 | 58.3 | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 21.6 | 22.4 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 1.7 | 0.9 | C/VV |
| ΨЈВ | Junction-to-board characterization parameter | 21.8 | 22.5 | |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | 3.6 | 4.5 | |

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



8.5 Electrical Characteristics

Over recommended junction temperature range with $T_A = T_J = -40^{\circ}\text{C}$ to 125°C and over recommended input voltage range ,(typical at an ambient temperature range of 25°C) (unless otherwise noted)

| | PARAMETE | R | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|---|---|--|---------------|-----------------------|---------------|------|
| DC/DC | STAGE | | | | | <u>'</u> | |
| | Minimum input voltage for | start-up | R _L = 120 Ω | | 0.9 | 1.2 | V |
| V_{I} | Input voltage range, after s (TPS61025, TPS61027) | tart-up | | 0.9 | | 6.5 | V |
| | Input voltage range, after start-up (TPS61029) | | | 0.9 | | 5.5 | V |
| V_{O} | Output voltage range (TPS | 61029) | | 1.8 | | 5.5 | V |
| V_{FB} | Feedback voltage (TPS610 | 25, TPS61027) | | 490 | 500 | 510 | mV |
| f | Oscillator frequency | | | 480 | 600 | 720 | kHz |
| I _{SW} | Switch current limit (TPS61 | 025, TPS61027) | VOUT = 3.3 V | 1200 | 1500 | 1800 | mA |
| I_{SW} | Switch current limit (TPS61 | 029) | VOUT = 3.3 V | 1500 | 1800 | 2100 | mA |
| | Start-up current limit | | | | 0.4 x I _{SW} | | mA |
| | SWN switch on resistance | | VOUT = 3.3 V | | 260 | | mΩ |
| | SWP switch on resistance | | VOUT = 3.3 V | | 290 | | mΩ |
| | Total accuracy (including li | ne and load regulation) | | | | ±3% | |
| | Line regulation | | | | | 0.6% | |
| | Load regulation | | | | | 0.6% | |
| | | VBAT $I_0 = 0 \text{ mA}, V_{EN} = VBAT = 1.2 \text{ VBAT}$ | $I_{O} = 0 \text{ mA}, V_{EN} = VBAT = 1.2 \text{ V},$ | | 1 | 3 | μΑ |
| | Quiescent current | VOUT | $I_{O} = 0$ mA, $V_{EN} = VBAT = 1.2$ V, $VOUT = 3.3$ V, $T_{A} = 25$ °C | | 25 | 45 | μΑ |
| | Shutdown current | | V _{EN} = 0 V, VBAT = 1.2 V, T _A = 25°C | | 0.1 | 1 | μΑ |
| CONTR | ROL STAGE | | | | | | |
| V_{UVLO} | Undervoltage lockout thres | hold | V _{LBI} voltage decreasing | | 0.8 | | V |
| V _{IL} | LBI voltage threshold | | V _{LBI} voltage decreasing | 490 | 500 | 510 | mV |
| | LBI input hysteresis | | | | 10 | | mV |
| | LBI input current | | EN = VBAT or GND | | 0.01 | 0.1 | μΑ |
| V _{OL} | LBO output low voltage | | $V_O = 3.3 \text{ V}, I_{OI} = 100 \mu\text{A}$ | | 0.04 | 0.4 | V |
| V_{lkg} | LBO output leakage curren | t | V _{LBO} = 7 V | | 0.01 | 0.1 | μΑ |
| V _{IL} | EN, PS input low voltage | | | | | 0.2 x VBAT | V |
| V _{IH} | EN, PS input high voltage | | | 0.8 × VBAT | | | V |
| | EN, PS input current | | Clamped on GND or VBAT | | 0.01 | 0.1 | μΑ |
| | Overtemperature protection | 1 | | | 140 | | °C |
| | Overtemperature hysteresis | S | | | 20 | | °C |



9 Typical Characteristics

Table of Graphs

| | | FIGURE |
|----------------------------------|------------------------------|----------|
| Maximum output current | vs Input voltage | Figure 1 |
| | vs Output current (TPS61025) | Figure 2 |
| T#iciona. | vs Output current (TPS61027) | Figure 3 |
| Efficiency | vs Input voltage (TPS61025) | Figure 4 |
| | vs Input voltage (TPS61027) | Figure 5 |
| Output valta as | vs Output current (TPS61025) | Figure 6 |
| Output voltage | vs Output current (TPS61027) | Figure 7 |
| No load supply current into VBAT | vs Input voltage | Figure 8 |
| No load supply current into VOUT | vs Input voltage | Figure 9 |




Figure 1. Maximum Output Current vs Input Voltage







Figure 2. TPS61025 Efficiency vs Output Current












10 Parameter Measurement Information






11 Detailed Description

TPS6102x is based on a fixed frequency, pulse-width-modulation (PWM), controller using synchronous rectification to obtain maximum efficiency. Input voltage, output voltage, and voltage drop on the NMOS switch are monitored and forwarded to the regulator. So changes in the operating conditions of the converter directly affect the duty cycle and must not take the indirect and slow way through the control loop and the error amplifier. At low load currents, the converter enters Power Save Mode to ensure high efficiency over a wide load current range. The Power Save mode can be disabled, forcing the converter to operate at a fixed switching frequency.

11.1 Functional Block Diagram (TPS61029)





11.2 Feature Description

11.2.1 Controller Circuit

The controller circuit of the device is based on a fixed frequency multiple feedforward controller topology. Input voltage, output voltage, and voltage drop on the NMOS switch are monitored and forwarded to the regulator. So changes in the operating conditions of the converter directly affect the duty cycle and must not take the indirect and slow way through the control loop and the error amplifier. The control loop, determined by the error amplifier, only has to handle small signal errors. The input for it is the feedback voltage on the FB pin or, at fixed output voltage versions, the voltage on the internal resistor divider. It is compared with the internal reference voltage to generate an accurate and stable output voltage.

The peak current of the NMOS switch is also sensed to limit the maximum current flowing through the switch and the inductor. The typical peak current limit is set to 1500 mA. An internal temperature sensor prevents the device from getting overheated in case of excessive power dissipation.

11.2.1.1 Synchronous Rectifier

The device integrates an N-channel and a P-channel MOSFET transistor to realize a synchronous rectifier. Because the commonly used discrete Schottky rectifier is replaced with a low RDS(ON) PMOS switch, the power conversion efficiency reaches 96%. To avoid ground shift due to the high currents in the NMOS switch, two separate ground pins are used. The reference for all control functions is the GND pin. The source of the NMOS switch is connected to PGND. Both grounds must be connected on the PCB at only one point close to the GND pin. A special circuit is applied to disconnect the load from the input during shutdown of the converter. In conventional synchronous rectifier circuits, the backgate diode of the high-side PMOS is forward biased in shutdown and allows current flowing from the battery to the output. This device however uses a special circuit which takes the cathode of the backgate diode of the high-side PMOS and disconnects it from the source when the regulator is not enabled (EN = low).

The benefit of this feature for the system design engineer is that the battery is not depleted during shutdown of the converter. No additional components have to be added to the design to make sure that the battery is disconnected from the output of the converter.

11.2.1.2 Down Regulation

In general, a boost converter only regulates output voltages which are higher than the input voltage. This device operates differently. For example, it is able to regulate 3.0 V at the output with two fresh alkaline cells at the input having a total cell voltage of 3.2 V. Another example is powering white LEDs with a forward voltage of 3.6 V from a fully charged Li-lon cell with an output voltage of 4.2 V. To control these applications properly, a down conversion mode is implemented.

If the input voltage reaches or exceeds the output voltage, the converter changes to the conversion mode. In this mode, the control circuit changes the behavior of the rectifying PMOS. It sets the voltage drop across the PMOS as high as needed to regulate the output voltage. This means the power losses in the converter increase. This has to be taken into account for thermal consideration. The down conversion mode is automatically turned off as soon as the input voltage falls about 50 mV below the output voltage. For proper operation in down conversion mode the output voltage should not be programmed below 50% of the maximum input voltage which can be applied.

11.2.1.3 Device Enable

The device is put into operation when EN is set high. It is put into a shutdown mode when EN is set to GND. In shutdown mode, the regulator stops switching, all internal control circuitry including the low-battery comparator is switched off, and the load is isolated from the input (as described in the Synchronous Rectifier Section). This also means that the output voltage can drop below the input voltage during shutdown. During start-up of the converter, the duty cycle and the peak current are limited in order to avoid high peak currents drawn from the battery.



Feature Description (continued)

11.2.1.4 Softstart and Short Circuit Protection

When the device enables, the internal startup cycle starts with the first step, the precharge phase. During precharge, the rectifying switch is turned on until the output capacitor is charged to a value close to the input voltage. The rectifying switch is current limited during that phase. The current limit increases with the output voltage. This circuit also limits the output current under short circuit conditions at the output. Figure 10 shows the typical precharge current vs output voltage for specific input voltages:




Figure 10. Precharge and Short Circuit Current

After charging the output capacitor to the input voltage, the device starts switching. If the input voltage is below 1.4 V the device works with a fixed duty cycle of 50% until the output voltage reaches 1.4 V. After that the duty cycle is set depending on the input output voltage ratio. Until the output voltage reaches its nominal value, the boost switch current limit is set to 40% of its nominal value to avoid high peak currents at the battery during startup. As soon as the output voltage is reached, the regulator takes control and the switch current limit is set back to 100%.

11.2.1.5 Low Battery Detector Circuit—LBI/LBO

The low-battery detector circuit is typically used to supervise the battery voltage and to generate an error flag when the battery voltage drops below a user-set threshold voltage. The function is active only when the device is enabled. When the device is disabled, the LBO pin is high-impedance. The switching threshold is 500 mV at LBI. During normal operation, LBO stays at high impedance when the voltage, applied at LBI, is above the threshold. It is active low when the voltage at LBI goes below 500 mV.

The battery voltage, at which the detection circuit switches, can be programmed with a resistive divider connected to the LBI pin. The resistive divider scales down the battery voltage to a voltage level of 500 mV, which is then compared to the LBI threshold voltage. The LBI pin has a built-in hysteresis of 10 mV. See the application section for more details about the programming of the LBI threshold. If the low-battery detection circuit is not used, the LBI pin should be connected to GND (or to VBAT) and the LBO pin can be left unconnected. Do not let the LBI pin float.



Feature Description (continued)

11.2.1.6 Low-EMI Switch

The device integrates a circuit that removes the ringing that typically appears on the SW node when the converter enters discontinuous current mode. In this case, the current through the inductor ramps to zero and the rectifying PMOS switch is turned off to prevent a reverse current flowing from the output capacitors back to the battery. Due to the remaining energy that is stored in parasitic components of the semiconductor and the inductor, a ringing on the SW pin is induced. The integrated antiringing switch clamps this voltage to VBAT and therefore dampens ringing.

11.3 Device Functional Modes

11.3.1 Undervoltage Lockout

An undervoltage lockout function prevents device start-up if the supply voltage on VBAT is lower than approximately 0.8 V. When in operation and the battery is being discharged, the device automatically enters the shutdown mode if the voltage on VBAT drops below approximately 0.8 V. This undervoltage lockout function is implemented in order to prevent the malfunctioning of the converter.

11.3.2 Power Save Mode

The PS pin can be used to select different operation modes. To enable power save, PS must be set low. Power save mode is used to improve efficiency at light load. In power save mode the converter only operates when the output voltage trips below a set threshold voltage. It ramps up the output voltage with one or several pulses and goes again into power save mode once the output voltage exceeds the set threshold voltage. This power save mode can be disabled by setting the PS to VBAT. In down conversion mode, power save mode is always active and the device cannot be forced into fixed frequency operation at light loads.

11.4 Programming

11.4.1 Programming the Output Voltage

The output voltage of the TPS61020 dc/dc converter can be adjusted with an external resistor divider. The typical value of the voltage at the FB pin is 500 mV. The maximum recommended value for the output voltage is 5.5 V. The current through the resistive divider should be about 100 times greater than the current into the FB pin. The typical current into the FB pin is 0.01 μ A, and the voltage across R4 is typically 500 mV. Based on those two values, the recommended value for R4 should be lower than 500 k Ω , in order to set the divider current at 1 μ A or higher. Because of internal compensation circuitry the value for this resistor should be in the range of 200 k Ω . From that, the value of resistor R3, depending on the needed output voltage (V_O), can be calculated using Equation 1:

R3 = R4 ×
$$\left(\frac{V_{O}}{V_{FB}} - 1\right)$$
 = 180 k Ω × $\left(\frac{V_{O}}{500 \text{ mV}} - 1\right)$ (1)

If as an example, an output voltage of 3.3 V is needed, a 1.0-M Ω resistor should be chosen for R3. If for any reason the value for R4 is chosen significantly lower than 200 k Ω additional capacitance in parallel to R3 is recommended, in case the device shows instable regulation of the output voltage. The required capacitance value can be easily calculated using Equation 2:

$$C_{parR3} = 20 \text{ pF} \times \left(\frac{200 \text{ k}\Omega}{\text{R4}} - 1\right)$$
 (2)



Programming (continued)

11.4.2 Programming the LBI/LBO Threshold Voltage

The current through the resistive divider should be about 100 times greater than the current into the LBI pin. The typical current into the LBI pin is 0.01 μ A, and the voltage across R2 is equal to the LBI voltage threshold that is generated on-chip, which has a value of 500 mV. The recommended value for R2 is therefore in the range of 500 k Ω . From that, the value of resistor R1, depending on the desired minimum battery voltage V_{BAT} , can be calculated using Equation 3.

$$R1 = R2 \times \left(\frac{V_{BAT}}{V_{LBI-threshold}} - 1\right) = 390 \text{ k}\Omega \times \left(\frac{V_{BAT}}{500 \text{ mV}} - 1\right)$$
(3)

The output of the low battery supervisor is a simple open-drain output that goes active low if the dedicated battery voltage drops below the programmed threshold voltage on LBI. The output requires a pullup resistor with a recommended value of 1 $M\Omega$. If not used, the LBO pin can be left floating or tied to GND.



12 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

12.1 Application Information


The devices are designed to operate from an input voltage supply range between 0.9 V (Vin rising UVLO is 1.2V) and 6.5 V with a maximum switching current limit up to 1.8A. The devices operate in PWM mode for medium to heavy load conditions and in power save mode at light load currents. In PWM mode the TPS6102x converter operates with the nominal switching frequency of 600kHz typically. As the load current decreases, the converter enters power save mode, reducing the switching frequency and minimizing the IC quiescent current to achieve high efficiency over the entire load current range. The Power Save mode can be disabled when connecting PS pin to logic high, forcing the converter to operate at a fixed switching frequency.

12.1.1 Application Examples



List of Components: U1 = TPS61027DRC L1 = EPCOS B82462-G4682 C1, C2 = X7R,X5R Ceramic C3 = Low ESR Tantalum

Figure 11. Power Supply Solution for Maximum Output Power Operating From a Single Alkaline Cell



List of Components: U1 = TPS61027DRC L1 = EPCOS B82462-G4682 C1, C2 = X7R,X5R Ceramic C3 = Low ESR Tantalum

Figure 12. Power Supply Solution for Maximum Output Power Operating From a Dual/Triple Alkaline Cell or Single Li-Ion Cell



Application Information (continued)




Figure 13. Power Supply Solution With Auxiliary Positive Output Voltage




Figure 14. Power Supply Solution With Auxiliary Negative Output Voltage



12.2 Typical Application

TPS6102x with 1.2V-6.5 VIN, 800 mA Output Current




Figure 15. Typical Application Circuit for Adjustable Output Voltage Option

12.2.1 Design Requirements

The TPS6102x dc/dc converters are intended for systems powered by a single up to triple cell Alkaline, NiCd, NiMH battery with a typical terminal voltage between 0.9 V and 6.5 V. They can also be used in systems powered by one-cell Li-lon or Li-Polymer with a typical voltage between 2.5 V and 4.2 V. Additionally, any other voltage source with a typical output voltage between 0.9 V and 6.5 V can power systems where the TPS6102x is used.

12.2.1.1 Inductor Selection

A boost converter normally requires two main passive components for storing energy during the conversion. A boost inductor and a storage capacitor at the output are required. To select the boost inductor, it is recommended to keep the possible peak inductor current below the current limit threshold of the power switch in the chosen configuration. For example, the current limit threshold of the TPS6102xs switch is 1800 mA at an output voltage of 5 V. The highest peak current through the inductor and the switch depends on the output load, the input (V_{BAT}), and the output voltage (V_{OUT}). Estimation of the maximum average inductor current can be done using Equation 4:

$$I_{L} = I_{OUT} \times \frac{V_{OUT}}{V_{BAT} \times 0.8} \tag{4}$$

For example, for an output current of 200 mA at 3.3 V, at least 920 mA of average current flows through the inductor at a minimum input voltage of 0.9 V.

The second parameter for choosing the inductor is the desired current ripple in the inductor. Normally, it is advisable to work with a ripple of less than 20% of the average inductor current. A smaller ripple reduces the magnetic hysteresis losses in the inductor, as well as output voltage ripple and EMI. But in the same way, regulation time at load changes rises. In addition, a larger inductor increases the total system costs. With those parameters, it is possible to calculate the value for the inductor by using Equation 5:

$$L = \frac{V_{BAT} \times (V_{OUT} \pm V_{BAT})}{\Delta I_{L} \times f \times V_{OUT}}$$
(5)

Parameter f is the switching frequency and ΔI_L is the ripple current in the inductor, i.e., $20\% \times I_L$. In this example, the desired inductor has the value of 5.5 μ H. With this calculated value and the calculated currents, it is possible to choose a suitable inductor. In typical applications a 6.8 μ H inductance is recommended. The device has been optimized to operate with inductance values between 2.2 μ H and 22 μ H. Nevertheless operation with higher inductance values may be possible in some applications. Detailed stability analysis is then recommended. Care has to be taken that load transients and losses in the circuit can lead to higher currents as estimated in Equation 5. Also, the losses in the inductor caused by magnetic hysteresis losses and copper losses are a major parameter for total circuit efficiency.

The following inductor series from different suppliers have been used with the TPS6102x converters:



Table 1. List of Inductors(1)

| SUPPLIER | INDUCTOR SERIES |
|---------------------------------|-----------------|
| Sumida | CDRH4D28 |
| Surrida | CDRH5D28 |
| Wurth Elektronik | 7447789 |
| VVIIII EIEKIIOIIIK | 744042 |
| EPCOS | B82462-G4 |
| Cooper Floatronico Tochnologico | SD25 |
| Cooper Electronics Technologies | SD20 |

(1) See Third-Party Products Discalimer

12.2.1.2 Input Capacitor

At least a 10-µF input capacitor is recommended to improve transient behavior of the regulator and EMI behavior of the total power supply circuit. A ceramic capacitor or a tantalum capacitor with a 100-nF ceramic capacitor in parallel, placed close to the IC, is recommended.

12.2.1.3 Output Capacitor

The major parameter necessary to define the output capacitor is the maximum allowed output voltage ripple of the converter. This ripple is determined by two parameters of the capacitor, the capacitance and the ESR. It is possible to calculate the minimum capacitance needed for the defined ripple, supposing that the ESR is zero, by using Equation 6:

$$C_{\min} = \frac{I_{\text{OUT}} \times (V_{\text{OUT}} - V_{\text{BAT}})}{f \times \Delta v \times V_{\text{OUT}}}$$
(6)

Parameter f is the switching frequency and ΔV is the maximum allowed ripple.

With a chosen ripple voltage of 10 mV, a minimum capacitance of 24 µF is needed. The total ripple is larger due to the ESR of the output capacitor. This additional component of the ripple can be calculated using Equation 7:

$$\Delta V_{ESR} = I_{OUT} \times R_{ESR} \tag{7}$$

An additional ripple of 16 mV is the result of using a tantalum capacitor with a low ESR of 80 m Ω . The total ripple is the sum of the ripple caused by the capacitance and the ripple caused by the ESR of the capacitor. In this example, the total ripple is 26 mV. Additional ripple is caused by load transients. This means that the output capacitor has to completely supply the load during the charging phase of the inductor. A reasonable value of the output capacitance depends on the speed of the load transients and the load current during the load change. With the calculated minimum value of 24 μ F and load transient considerations the recommended output capacitance value is in a 47 to 100 μ F range. For economical reasons, this is usually a tantalum capacitor. Therefore, the control loop has been optimized for using output capacitors with an ESR of above 30 m Ω . The minimum value for the output capacitor is 10 μ F.

12.2.2 Detailed Design Procedure

12.2.2.1 Small Signal Stability

When using output capacitors with lower ESR, like ceramics, the adjustable voltage version is recommended. The missing ESR can be compensated in the feedback divider. Typically a capacitor in the range of 4.7 pF in parallel to R3 helps to obtain small signal stability with lowest ESR output capacitors. For more detailed analysis, the small signal transfer function of the error amplifier and the regulator, which is given in Equation 8, can be used:

$$A_{REG} = \frac{d}{V_{FB}} = \frac{4 \times (R3 + R4)}{R4 \times (1 + i \times \omega \times 0.9 \ \mu s)}$$
(8)



12.2.2.2 Thermal Information

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.


Three basic approaches for enhancing thermal performance are listed below.

- Improving the power dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB
- Introducing airflow in the system


The maximum recommended junction temperature (T_J) of the TPS6102x devices is 125°C. The thermal resistance of the 10-pin QFN 3 x 3 package (DRC) is $R_{\Theta JA} = 47.2$ °C/W, if the PowerPAD is soldered. Specified regulator operation is assured to a maximum ambient temperature T_A of 85°C. Therefore, the maximum power dissipation is about 847 mW. More power can be dissipated if the maximum ambient temperature of the application is lower.

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_{A}}{R_{\theta JA}} = \frac{125^{\circ}C - 85^{\circ}C}{47.2^{\circ}C / W} = 847 \text{ mW}$$
(9)

12.2.3 Application Curves









13 Power Supply Recommendations

This input supply should be well regulated with the rating of TPS6102x. If the input supply is located more than a few inches from the device, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47 µF is a typical choice.

14 Layout

14.1 Layout Guidelines

- As for all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies.
- If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks.
- The input capacitor, output capacitor, and the inductor should be placed as close as possible to the IC.
- Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC.
- The feedback divider should be placed as close as possible to the control ground pin of the IC.
- To lay out the control ground, it is recommended to use short traces as well, separated from the power ground traces. This avoids ground shift problems, which can occur due to superimposition of power ground current and control ground current.

14.2 Layout Example




Figure 26. Layout



15 Device and Documentation Support

15.1 Documentation Support

15.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

15.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|-------------|----------------|--------------|---------------------|---------------------|---------------------|
| TPS61025-Q1 | Click here | Click here | Click here | Click here | Click here |
| TPS61027-Q1 | Click here | Click here | Click here | Click here | Click here |
| TPS61029-Q1 | Click here | Click here | Click here | Click here | Click here |

15.3 Trademarks

PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

15.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.


15.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

16 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- Small Outline No-Lead (SON) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Slot/Dimple added to external leads.



DPN (S-PVSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTES: All linear dimensions are in millimeters



www.ti.com 23-May-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ MSL rating/ | | Op temp (°C) | Part marking |
|-----------------------|--------|---------------|-----------------|-----------------------|------|--------------------------|---------------------|--------------|--------------|
| | (1) | (2) | | | (3) | Ball material | Peak reflow | | (6) |
| | | | | | | (4) | (5) | | |
| TPS61029QDPNRQ1 | Active | Production | VSON (DPN) 10 | 3000 LARGE T&R | Yes | NIPDAU | Level-3-260C-168 HR | -40 to 125 | 61029Q |
| TPS61029QDPNRQ1.B | Active | Production | VSON (DPN) 10 | 3000 LARGE T&R | Yes | NIPDAU | Level-3-260C-168 HR | -40 to 125 | 61029Q |
| TPS61029QDRCRQ1 | Active | Production | VSON (DRC) 10 | 3000 LARGE T&R | Yes | NIPDAU | Level-3-260C-168 HR | -40 to 125 | OES |
| TPS61029QDRCRQ1.B | Active | Production | VSON (DRC) 10 | 3000 LARGE T&R | Yes | NIPDAU | Level-3-260C-168 HR | -40 to 125 | OES |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS61029-Q1:

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

• Catalog : TPS61029

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| | Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---|-----------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| ı | TPS61029QDPNRQ1 | VSON | DPN | 10 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| ĺ | TPS61029QDRCRQ1 | VSON | DRC | 10 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS61029QDPNRQ1 | VSON | DPN | 10 | 3000 | 356.0 | 356.0 | 35.0 |
| TPS61029QDRCRQ1 | VSON | DRC | 10 | 3000 | 367.0 | 367.0 | 35.0 |

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated