



Sample &

Buv







**TPS54325** 

SLVS932F-MAY 2009-REVISED NOVEMBER 2014

# TPS54325 4.5-V to 18-V, 3-A Output Synchronous Step Down Switcher with Integrated FET


#### Features 1

- D-CAP2<sup>™</sup> Mode Enables Fast Transient Response
- Low Output Ripple and Allows Ceramic Output Capacitor
- Wide V<sub>CC</sub> Input Voltage Range: 4.5 V to 18 V
- Wide V<sub>IN</sub> Input Voltage Range: 2.0 V to 18 V
- Output Voltage Range: 0.76 V to 5.5 V
- Highly Efficient Integrated FET's Optimized for Lower Duty Cycle Applications – 120 mΩ (High Side) and 70 mΩ (Low Side)
- High Efficiency, less than 10 µA at shutdown
- High Initial Bandgap Reference Accuracy
- Adjustable Soft Start
- Pre-Biased Soft Start
- 700-kHz Switching Frequency (f<sub>SW</sub>)
- Cycle By Cycle Over Current Limit
- Power Good Output

#### Applications 2

- Wide Range of Applications for Low Voltage System
  - \_ Digital TV Power Supply
  - High Definition Blu-ray Disc<sup>™</sup> Players
  - **Networking Home Terminal**
  - Digital Set Top Box (STB)

#### Simplified Schematic 4



# 3 Description

Tools &

Software


The TPS54325 device is an adaptive on-time D-CAP2<sup>™</sup> mode synchronous buck converter. The TPS54325 device enables system designers to complete the suite of various end equipment's power bus regulators with a cost effective, low component count, low standby current solution.

The main control loop for the TPS54325 uses the D-CAP2<sup>™</sup> mode control which provides a very fast transient response with no external components. The TPS54325 also has a proprietary circuit that enables the device to adapt to both low equivalent series resistance (ESR) output capacitors, such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors. The device operates from 4.5-V to 18-V VCC input, and from 2.0-V to 18-V VIN input power supply voltage. The output voltage can be programmed between 0.76 V and 5.5 V. The device also features an adjustable slow start time and a power good function. The TPS54325 is available in the 14 pin HTSSOP package, and designed to operate from -40°C to 85°C.

#### Device Information<sup>(1)</sup>

| PART NUMBER | PACKAGE     | BODY SIZE (NOM)   |
|-------------|-------------|-------------------|
| TPS54325    | HTSSOP (14) | 5.00 mm × 4.40 mm |

(1) For all available packages, see the orderable addendum at the end of the datasheet.



STRUMENTS www.ti.com

XAS

# **Table of Contents**

| 1 | Feat | ures 1                            |
|---|------|-----------------------------------|
| 2 | Арр  | lications1                        |
| 3 | Des  | cription1                         |
| 4 | Sim  | plified Schematic 1               |
| 5 | Rev  | ision History 2                   |
| 6 |      | Configuration and Functions       |
| 7 | Spe  | cifications                       |
|   | 7.1  | Absolute Maximum Ratings 4        |
|   | 7.2  | Handling Ratings 4                |
|   | 7.3  | Thermal Information 4             |
|   | 7.4  | Recommended Operating Conditions5 |
|   | 7.5  | Electrical Characteristics 5      |
|   | 7.6  | Typical Characteristics 7         |
| 8 | Deta | ailed Description 8               |
|   | 8.1  | Overview 8                        |
|   | 8.2  | Functional Block Diagram 8        |
|   | 8.3  | Feature Description9              |
|   |      |                                   |

|    | 8.4  | Device Functional Modes                  | 10 |
|----|------|--|----|
| 9  | Арр  | lication and Implementation              | 11 |
|    | 9.1  | Application Information                  | 11 |
|    | 9.2  | Typical Application                      | 11 |
| 10 | Pov  | ver Supply Recommendations               | 15 |
| 11 | Lay  | out                                      | 16 |
|    |      | Layout Guidelines                        |    |
|    | 11.2 | Layout Example                           | 16 |
|    | 11.3 | Thermal Considerations                   | 17 |
| 12 | Dev  | ice and Documentation Support            | 18 |
|    | 12.1 | Device Support                           | 18 |
|    | 12.2 | Documentation Support                    | 18 |
|    | 12.3 | Trademarks                               | 18 |
|    | 12.4 | Electrostatic Discharge Caution          | 18 |
|    | 12.5 | Glossary                                 | 18 |
| 13 |      | hanical, Packaging, and Orderable mation | 18 |


# 5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision E (January 2014) to Revision F   | Page |
|--|------|
| • Added, updated, or renamed the following sections: Device Information Table, Application and Implementation;<br>Power Supply Recommendations; Layout, Device and Documentation Support, Mechanical, Packaging, and<br>Ordering Information | 1    |
| Changes from Revision D (January 2012) to Revision E   | Page |
| Changed text in the <i>Bootstrap Capacitor Selection</i> from "between the VREG5 to GND pin for proper operation" to     "between the VBST to SW pin for proper operation  | 13   |
| Changes from Revision C (July 2011) to Revision D  | Page |
| Removed (SWIFT™) from the data sheet title   | 1    |
| Added conditions to Typical Characteristics  | 7    |
| Changes from Revision B (March 2011) to Revision C   | Page |
| Changed EN high-level input voltage from min of 2.0 V to min of 1.6 V  | 5    |
| Changed EN low-level input voltage from max of 0.48 V to max of 0.4 V  | 5    |
| Changes from Original (May 2009) to Revision A   | Page |



# 6 Pin Configuration and Functions



#### **Pin Functions**

| PIN I           |        | 1/0 | DESCRIPTION  |
|-----------------|--------|-----|--|
|                 |        | 1/0 | DESCRIPTION  |
| VO              | 1      | I   | Connect to output of converter. This terminal is used for On-Time Adjustment.  |
| VFB             | 2      | Ι   | Converter feedback input. Connect with feedback resistor divider.  |
| VREG5           | 3      | 0   | 5.5 V power supply output. A capacitor (typical 1µF) should be connected to GND.   |
| SS              | 4      | Ι   | Soft-start control. A external capacitor should be connected to GND.   |
| GND             | 5      | -   | Signal ground pin  |
| PG              | 6      | 0   | Open drain power good output   |
| EN              | 7      | Ι   | Enable control input   |
| PGND1,<br>PGND2 | 8, 9   | _   | Ground returns for low-side MOSFET. Also serve as inputs of current comparators. Connect PGND and GND strongly together near the IC.   |
| SW1, SW2        | 10, 11 | 0   | Switch node connection between high-side NFET and low-side NFET. Also serve as inputs to current comparators.  |
| VBST            | 12     | 0   | Supply input for high-side NFET gate driver (boost terminal). Connect capacitor from this pin to respective SW1, SW2 terminals. An internal PN diode is connected between VREG5 to VBST pin. |
| VIN             | 13     | Ι   | Power input and connected to high side NFET drain  |
| VCC             | 14     | Ι   | Supply input for 5 V internal linear regulator for the control circuitry   |
| PowerPAD™       |        | _   | Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Should be connected to PGND.  |

## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                   |                                |   | MIN  | MAX     | UNIT |
|-------------------|--------------------------------|---|------|---------|------|
|                   |                                | V <sub>IN</sub> , V <sub>CC</sub> , EN    | -0.3 | 20      | V    |
|                   |                                | V <sub>BST</sub>                          | -0.3 | -0.3 20 | V    |
| V                 | Input voltage renge            | V <sub>BST</sub> (vs SW1, SW2)            | -0.3 | 6.5     | V    |
| VI                | Input voltage range            | V <sub>FB</sub> , V <sub>O</sub> , SS, PG | -0.3 | 6.5     | V    |
|                   |                                | SW1, SW2                                  | -2   | 20      | V    |
|                   |                                | SW1, SW2 (10 ns transient)                | -3   | 20      | V    |
| V                 | Output voltage range           | V <sub>REG5</sub>                         | -0.3 | 6.5     | V    |
| Vo                | Output voltage range           | P <sub>GND1</sub> , P <sub>GND2</sub>     | -0.3 | 0.3     | V    |
| $V_{\text{diff}}$ | Voltage from GND to POWER      | PAD                                       | -0.2 | 0.2     | V    |
| TJ                | Operating junction temperature |   | -40  | 150     | °C   |

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 Handling Ratings

|                    |                           |  | MIN | MAX  | UNIT |
|--------------------|---------------------------|--|-----|------|------|
| T <sub>stg</sub>   | Storage temperature range |  | -55 | 150  | °C   |
| V                  |                           | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>            |     | 2000 | M    |
| V <sub>(ESD)</sub> | Electrostatic discharge   | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins $^{\rm (2)}$ |     | 500  | V    |

(1) JEDEC document JEP155 states that 2000-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.

#### 7.3 Thermal Information

|                       | THERMAL METRIC <sup>(1)</sup>                | PWP     |      |
|-----------------------|--|---------|------|
|                       |  | 12 PINS | UNIT |
| R <sub>θJA</sub>      | Junction-to-ambient thermal resistance       | 55.6    |      |
| R <sub>0JC(top)</sub> | Junction-to-case (top) thermal resistance    | 51.3    |      |
| $R_{\theta JB}$       | Junction-to-board thermal resistance         | 26.4    | °C/W |
| Ψ <sub>JT</sub>       | Junction-to-top characterization parameter   | 1.8     | 0.00 |
| Ψ <sub>JB</sub>       | Junction-to-board characterization parameter | 20.6    |      |
| R <sub>0JC(bot)</sub> | Junction-to-case (bottom) thermal resistance | 4.3     |      |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



## 7.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|                 |                                    |                                       | MIN  | MAX   | UNIT |
|-----------------|------------------------------------|---------------------------------------|------|-------|------|
| V <sub>CC</sub> | Supply input voltage range         |                                       | 4.5  | 18    | V    |
| V <sub>IN</sub> | Power input voltage range          |                                       | 2    | 18    | V    |
|                 |                                    | V <sub>BST</sub>                      | -0.1 | 24    |      |
| VI              |                                    | V <sub>BST</sub> (vs SW1, SW2)        | -0.1 | 6     |      |
|                 |                                    | SS, PG                                | -0.1 | 6     | v    |
|                 | V Input veltage renge              | EN                                    | -0.1 | 18    |      |
|                 | / <sub>I</sub> Input voltage range | V <sub>O</sub> , V <sub>FB</sub>      | -0.1 | 5.5   |      |
|                 |                                    | SW1, SW2                              | -1.8 | 18    |      |
|                 |                                    | SW1, SW2 (10 ns transient)            | -3   | 18    |      |
|                 |                                    | P <sub>GND1</sub> , P <sub>GND2</sub> | -0.1 | -3 18 |      |
| Vo              | Output voltage range               | V <sub>REG5</sub>                     | -0.1 | 6     | V    |
| lo              | Output current range               | I <sub>VREG5</sub>                    | 0    | 10    | mA   |
| T <sub>A</sub>  | Operating free-air temperature     |                                       | -40  | 85    | °C   |
| TJ              | Operating junction temperature     |                                       | -40  | 125   | °C   |

#### 7.5 Electrical Characteristics

over operating free-air temperature range,  $V_{CC}$ ,  $V_{IN}$  = 12 V (unless otherwise noted)

|                      | PARAMETER                                   | TEST CONDITIONS   | MIN | TYP | MAX  | UNIT |
|----------------------|---|---|-----|-----|------|------|
| SUPPLY               | CURRENT                                     |   |     |     |      |      |
| I <sub>VCC</sub>     | Operating - non-switching supply<br>current | $V_{CC}$ current, $T_A = 25^{\circ}C$ , EN = 5 V,<br>$V_{FB} = 0.8$ V   |     | 850 | 1300 | μA   |
| IVCCSDN              | Shutdown supply current                     | $V_{CC}$ current, $T_A = 25^{\circ}C$ , EN = 0 V  |     |     | 10   | μA   |
| LOGIC TH             | IRESHOLD                                    |   |     |     | ·    |      |
| V <sub>ENH</sub>     | EN high-level input voltage                 | EN  | 1.6 |     |      | V    |
| V <sub>ENL</sub>     | EN low-level input voltage                  | EN  |     |     | 0.4  | V    |
| V <sub>FB</sub> VOLT | AGE AND DISCHARGE RESISTAN                  | CE  |     |     |      |      |
|                      |   | T <sub>A</sub> = 25°C, V <sub>O</sub> = 1.05 V  | 757 | 765 | 773  | mV   |
| V <sub>FBTH</sub>    | V <sub>FB</sub> threshold voltage           | $T_A = 0^{\circ}C$ to 85°C, $V_O = 1.05 V^{(1)}$  | 753 |     | 777  |      |
|                      |   | $T_A = -40^{\circ}C$ to 85°C, $V_O = 1.05 V^{(1)}$  | 751 |     | 779  |      |
| I <sub>VFB</sub>     | V <sub>FB</sub> input current               | V <sub>FB</sub> = 0.8 V, T <sub>A</sub> = 25°C  |     | 0   | ±0.1 | μA   |
| R <sub>Dischg</sub>  | V <sub>O</sub> discharge resistance         | EN = 0 V, V <sub>O</sub> = 0.5 V, T <sub>A</sub> = 25°C   |     | 50  | 100  | Ω    |
| V <sub>REG5</sub> OU | TPUT  |   |     |     |      |      |
| V <sub>VREG5</sub>   | V <sub>REG5</sub> output voltage            | $ \begin{array}{l} {{T_A} = 25^\circ C,6.0\;V < {V_{CC}} < 18\;V,} \\ {0 < {I_{VREG5}} < 5\;mA} \end{array} $ | 5.3 | 5.5 | 5.7  | V    |
| V <sub>LN5</sub>     | Line regulation                             | $6.0 \text{ V} < \text{V}_{\text{CC}} < 18 \text{ V}, \text{ I}_{\text{VREG5}} = 5 \text{ mA}$                |     |     | 20   | mV   |
| V <sub>LD5</sub>     | Load regulation                             | 0 mA < I <sub>VREG5</sub> < 5 mA  |     |     | 100  | mV   |
| I <sub>VREG5</sub>   | Output current                              | $V_{CC} = 6 V, V_{REG5} = 4.0 V, T_A = 25^{\circ}C$   |     | 70  |      | mA   |
| MOSFET               |   |   |     |     |      |      |
| R <sub>dsonh</sub>   | High side switch resistance                 | 25°C, V <sub>BST</sub> - SW1, SW2 = 5.5 V   |     | 120 |      | mΩ   |
| R <sub>dsonl</sub>   | Low side switch resistance                  | 25°C  |     | 70  |      | mΩ   |

(1) Not production tested.



# **Electrical Characteristics (continued)**


over operating free-air temperature range,  $V_{CC}$ ,  $V_{IN}$  = 12 V (unless otherwise noted)

|                       | PARAMETER                                  | TEST CONDITIONS                                    | MIN  | TYP   | MAX  | UNIT |
|-----------------------|--|--|------|-------|------|------|
| CURREN                | Г ЦІМІТ                                    | I  | -    |       | L    |      |
| I <sub>ocl</sub>      | Current limit                              | $T_A = -40^{\circ}C \text{ to } 85^{\circ}C^{(1)}$ | 3.5  | 4.1   | 5.5  | А    |
| THERMAI               | SHUTDOWN                                   |  |      |       |      |      |
| T <sub>SDN</sub>      | The second should be set the second should | Shutdown temperature <sup>(1)</sup>                |      | 150   |      | •••  |
| ISDN                  | Thermal shutdown threshold                 | Hysteresis (1)                                     |      | 25    |      | °C   |
| ON-TIME               | TIMER CONTROL                              |  |      |       |      |      |
| t <sub>ON</sub>       | On time                                    | V <sub>IN</sub> = 12 V, V <sub>O</sub> = 1.05 V    |      | 145   |      | ns   |
| t <sub>OFF(MIN)</sub> | Minimum off time                           | T <sub>A</sub> = 25°C, V <sub>FB</sub> = 0.7 V     |      | 260   |      | ns   |
| SOFT ST               | ART  |  |      |       |      |      |
| I <sub>SSC</sub>      | SS charge current                          | $V_{SS} = 0 V$                                     | 1.4  | 2.0   | 2.6  | μA   |
| I <sub>SSD</sub>      | SS discharge current                       | V <sub>SS</sub> = 0.5 V                            | 0.1  | 0.2   |      | mA   |
| POWER G               | BOOD                                       |  |      |       |      |      |
|                       |  | V <sub>FB</sub> rising (good)                      | 85%  | 90%   | 95%  |      |
| V <sub>THPG</sub>     | PG threshold                               | V <sub>FB</sub> falling (fault)                    |      | 85%   |      |      |
| I <sub>PG</sub>       | PG sink current                            | PG = 0.5 V   | 2.5  | 5     |      | mA   |
| OUTPUT                | UNDERVOLTAGE AND OVERVOL                   | TAGE PROTECTION                                    |      |       |      |      |
| V <sub>OVP</sub>      | Output OVP trip threshold                  | OVP detect   | 115% | 120%  | 125% |      |
| TOVPDEL               | Output OVP prop delay                      |  |      | 5     |      | μs   |
|                       |  | UVP detect   | 65%  | 70%   | 75%  |      |
| V <sub>UVP</sub>      | Output UVP trip threshold                  | Hysteresis   |      | 10%   |      |      |
| TUVPDEL               | Output UVP delay                           |  |      | 0.25  |      | ms   |
| T <sub>UVPEN</sub>    | Output UVP enable delay                    | Relative to soft-start time                        |      | x 1.7 |      |      |
| UVLO                  |  |  |      |       |      |      |
|                       |  | Wake up V <sub>REG5</sub> voltage                  | 3.45 | 3.70  | 3.95 | Ň    |
| V <sub>UVLO</sub>     | UVLO threshold                             | Hysteresis V <sub>REG5</sub> voltage               | 0.15 | 0.25  | 0.35 | V    |



# 7.6 Typical Characteristics

VIN = 12 V,  $T_A = 25^{\circ}C$  (unless otherwise noted)






## 8 Detailed Description

#### 8.1 Overview

The TPS54325 is a 3-A synchronous step-down (buck) converter with two integrated N-channel MOSFETs. It operates using D-CAP2<sup>™</sup> mode control. The fast transient response of D-CAP2<sup>™</sup> control reduces the output capacitance required to meet a specific level of performance. Proprietary internal circuitry allows the use of low ESR output capacitors including ceramic and special polymer types.

## 8.2 Functional Block Diagram





#### 8.3 Feature Description

#### 8.3.1 Soft Start and Pre-Biased Soft Start

The TPS54325 has an adjustable soft start . When the EN pin becomes high,  $2.0-\mu$ A current begins charging the capacitor which is connected from the SS pin to GND. Smooth control of the output voltage is maintained during start up. The equation for the slow start time is shown in Equation 1. VFB voltage is 0.765 V and SS pin source current is 2  $\mu$ A.

$$Tss(ms) = \frac{C6(nF) \cdot Vref}{Iss(\mu A)} = \frac{C6(nF) \cdot 0.765}{2}$$
(1)

The TPS54325 contains a unique circuit to prevent current from being pulled from the output during startup in the condition the output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft start becomes greater than feedback voltage ( $V_{FB}$ ), the controller slowly activates synchronous rectification by starting the first low side FET gate driver pulses with a narrow on-time. It then increments that on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-bias output, and ensure that the out voltage (VO) starts and ramps up smoothly into regulation and the control loop is given time to transition from pre-biased start-up to normal mode operation.

#### 8.3.2 Power Good

The TPS54325 has power-good output. The power-good function is activated after soft start has finished. If the output voltage becomes within -10% of the target value, internal comparators detect power good state and the power good signal becomes high.  $R_{PG}$  resister value ,which is connected between PG and VREG5, is required from 20 k $\Omega$  to 150 k $\Omega$ . If the feedback voltage goes under 15% of the target value, the power good signal becomes low after 10 µs internal delay.

#### 8.3.3 Output Discharge Control

The TPS54325 discharges the output when EN is low, or the controller is turned off by the protection functions (OVP, UVP, UVLO and thermal shutdown). The device discharges outputs using an internal 50- $\Omega$  MOSFET which is connected to VO and PGND. The internal low-side MOSFET is not turned on during the output discharge operation to avoid the possibility of causing negative voltage at the output.

#### 8.3.4 Current Protection

The output over-current protection (OCP) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored by measuring the low-side FET switch voltage between the SW pin and GND. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on time of the high-side FET switch, the switch current increases at a linear rate determined by  $V_{IN}$ ,  $V_{OUT}$ , the on-time and the output inductor value. During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current lout. If the measured voltage is above the voltage proportional to the current limit, Then , the device constantly monitors the low-side FET switch voltage, which is proportional to the switch current, during the low-side on-time.

The converter maintains the low-side switch on until the measured voltage is below the voltage corresponding to the current limit at which time the switching cycle is terminated and a new switching cycle begins. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.

There are some important considerations for this type of over-current protection. The load current one half of the peak-to-peak inductor current higher than the over-current threshold. Also when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. This may cause the output under-voltage protection circuit to be activated. When the over current condition is removed, the output voltage will return to the regulated value. This protection is non-latching.



#### Feature Description (continued)

#### 8.3.5 Overvoltage and Undervoltage Protection

The TPS54325 monitors a resistor divided feedback voltage to detect over and under voltage. When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and the circuit latches the high-side MOSFET driver turns off and the low-side MOSFET turns on.

When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins. After 250  $\mu$ s, the device latches off both internal top and bottom MOSFET. This function is enabled approximately 1.7 x soft-start time.

#### 8.3.6 UVLO Protection

The TPS54325 has under voltage lock out protection (UVLO) that monitors the voltage of  $V_{REG5}$  pin. When the  $V_{REG5}$  voltage is lower than UVLO threshold voltage, the TPS54325 is shut off. This is non-latch protection.

#### 8.3.7 Thermal Shutdown

The TPS54325 monitors the temperature of itself. If the temperature exceeds the threshold value (typically 150°C), the device is shut off. This is non-latch protection.

#### 8.4 Device Functional Modes

#### 8.4.1 **PWM** Operation

The main control loop of the TPS54325 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2<sup>™</sup> mode control. D-CAP2<sup>™</sup> mode control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one shot timer expires. This one shot timer is set by the converter input voltage ,VIN, and the output voltage ,VO, to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to the reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2<sup>™</sup> mode control.

#### 8.4.2 PWM Frequency and Adaptive On-Time Control

TPS54325 uses an adaptive on-time control scheme and does not have a dedicated on board oscillator. The TPS54325 runs with a pseudo-constant frequency of 700 kHz by using the input voltage and output voltage to set the on-time one-shot timer. The on-time is inversely proportional to the input voltage and proportional to the output voltage, therefore, when the duty ratio is VOUT/VIN, the frequency is constant.

#### 8.4.3 Operation with VIN < 4.5 V

The device is recommended to operate with input voltages above 4.5 V. The typical VIN UVLO threshold is 3.7 V and the device can operate at input voltages down to the UVLO voltage. At input voltages below the actual UVLO voltage, the device does not switch. If the EN pin is externally pulled up or left floating, the device becomes active when the VIN pin passes the UVLO threshold. Switching begins when the slow-start sequence is initiated.

#### 8.4.4 Operation With EN Control

The enable threshold voltage is 1.6 V (typical). With the EN pin is held below that voltage, the device is disabled and switching is inhibited even if the VIN pin is above the UVLO threshold. The IC quiescent current is reduced in this state. If the EN voltage increases above the threshold while the VIN pin is above the UVLO threshold, the device becomes active. Switching is then enabled and the slow-start sequence is initiated.



#### TPS54325 SLVS932F – MAY 2009 – REVISED NOVEMBER 2014

## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The TPS54325 device is typically used as a step-down converter, which converts a voltage in the range of 4.5 V to 18 V to a lower voltage. WEBENCH software is available to aid in the design and analysis of circuits.

#### 9.2 Typical Application




Figure 4. Schematic Diagram for Design Example

#### 9.2.1 Design Requirements

To begin the design process, know the application parameters listed in Table 1:

#### **Table 1. Application Parameters**

| PARAMETER             | CONDITIONS                                       | MIN | TYP  | MAX | UNIT |
|-----------------------|--|-----|------|-----|------|
| Input voltage         |  | 5   |      | 17  | V    |
| Output voltage        |  |     | 1.05 |     | V    |
| Operating frequency   | V <sub>I</sub> = 12 V, I <sub>o</sub> = 1 A      |     | 700  |     | kHz  |
| Output current        |  | 0   |      | 3   | А    |
| Output ripple voltage | V <sub>I</sub> = 12 V, I <sub>out</sub> = 3 A    |     | 9    |     | mVpp |
| Efficiency            | $V_{I} = 12 V, V_{out} = 3.3 V, I_{out} = 1.2 A$ |     | 91%  |     |      |

# 9.2.2 Detailed Design Procedure

# 9.2.2.1 Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the VFB pin. It is recommended to use 1% tolerance or better divider resistors. Start by using Equation 2 and Equation 3 to calculate  $V_{OUT}$ .

To improve efficiency at very light loads consider using larger value resistors, too high of resistance will be more susceptible to noise and voltage errors from the VFB input current will be more noticeable.

For output voltage from 0.76 V to 2.5 V:

$$V_{OUT} = 0.765 \cdot \left(1 + \frac{R_1}{R_2}\right) \tag{2}$$

For output voltage over 2.5 V:

$$V_{OUT} = (0.763 + 0.0017 \bullet V_{OUT}) \bullet \left(1 + \frac{R1}{R2}\right)$$

where

V<sub>OUT\_SET</sub> = Target V<sub>OUT</sub> voltage

#### 9.2.2.2 Output Filter Selection

The output filter used with the TPS54325 is an LC circuit. This LC filter has double pole at:

$$F_P = \frac{1}{2\pi \sqrt{L_{OUT} \times C_{OUT}}} \tag{4}$$

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS54325. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls off at a -40 dB per decade rate and the phase drops rapidly. D-CAP2 introduces a high frequency zero that reduces the gain roll off to -20 dB per decade and increases the phase to 90 degrees one decade above the zero frequency. The inductor and capacitor selected for the output filter must be selected so that the double pole of Equation 4 is located below the high frequency zero but close enough that the phase boost provided be the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in Table 2.

#### **Table 2. Recommended Component Values**

| For higher output voltages at or above 1.8 V, additional phase boost can be achieved by adding a feed forward |
|---|
| capacitor (C4) in parallel with R1.   |

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 5, Equation 6 and Equation 7. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current.

| OUTPUT VOLTAGE (V) | R1 (kΩ) | R2 (kΩ) | C4 (pF) <sup>(1)</sup> | L1 (µH) | C8 + C9 (µF) |
|--------------------|---------|---------|------------------------|---------|--------------|
| 1                  | 6.81    | 22.1    |                        | 1.5     | 22 - 68      |
| 1.05               | 8.25    | 22.1    |                        | 1.5     | 22 - 68      |
| 1.2                | 12.7    | 22.1    |                        | 1.5     | 22 - 68      |
| 1.8                | 30.1    | 22.1    | 10 - 22                | 2.2     | 22 - 68      |
| 2.5                | 49.9    | 22.1    | 10 - 22                | 2.2     | 22 - 68      |
| 3.3                | 73.2    | 22.1    | 10 - 22                | 2.2     | 22 - 68      |
| 5                  | 121     | 22.1    | 10 - 22                | 3.3     | 22 - 68      |
| (1) Optional       |         |         |                        |         |              |

(3)



Use 700 kHz for  $f_{SW}$ . Make sure the chosen inductor is rated for the peak current of Equation 6 and the RMS current of Equation 7.

$$Ilp - p = \frac{V_{OUT}}{V_{IN(max)}} \bullet \frac{V_{IN(max)} - V_{OUT}}{L_O} \bullet f_{SW}$$

$$I = I + \frac{Ilp - p}{I_O}$$
(5)

$$I_{lpeak} = I_O + \frac{2}{2}$$

$$I_{Lo(RMS)} = \sqrt{I_O^2 + \frac{1}{12} I l p - p^2}$$
(6)
(7)

For this design example, the calculated peak current is 3.47 A and the calculated RMS current is 3.01 A. The inductor used is a TDK SPM6530-1R5M100 with a peak current rating of 11.5 A and an RMS current rating of 11 A.

The capacitor value and ESR determines the amount of output voltage ripple. The TPS54325 is intended for use with ceramic or other low ESR capacitors. Recommended values range from 22  $\mu$ F to 68  $\mu$ F. Use Equation 8 to determine the required RMS current rating for the output capacitor.

$$I_{CO(RMS)} = \frac{V_{OUT} \bullet (V_{IN} - V_{OUT})}{\sqrt{12} \bullet V_{IN} \bullet L_o \bullet f_{SW}}$$
(8)

For this design two TDK C3216X5R0J226M 22- $\mu$ F output capacitors are used. The typical ESR is 2 m $\Omega$  each. The calculated RMS current is 0.271 A and each output capacitor is rated for 4 A.

#### 9.2.2.3 Input Capacitor Selection

The TPS54325 requires an input decoupling capacitor, and a bulk capacitor is needed depending on the application. A ceramic capacitor over 10-mF is recommended for the decoupling capacitor. An additional  $0.1-\mu$ F capacitor from pin 14 to ground is recommended to improve the stability of the over-current limit function. The capacitor voltage rating needs to be greater than the maximum input voltage.

#### 9.2.2.4 Bootstrap Capacitor Selection


A 0.1- $\mu$ F ceramic capacitor must be connected between the VBST to SW pin for proper operation. Using a ceramic capacitor is recommended.

TPS54325 SLVS932F – MAY 2009 – REVISED NOVEMBER 2014




www.ti.com

#### 9.2.3 Application Curves







# **10 Power Supply Recommendations**

The device is designed to operate from an input-voltage supply range between 4.5 V and 18 V. This input supply should be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 100  $\mu$ F is a typical choice.

TPS54325 SLVS932F - MAY 2009 - REVISED NOVEMBER 2014 TEXAS INSTRUMENTS


www.ti.com

## 11 Layout

#### 11.1 Layout Guidelines

- 1. Keep the input switching current loop as small as possible.
- 2. Keep the SW node as physically small and short as possible to minimize parasitic capacitance and inductance and to minimize radiated emissions. Kelvin connections should be brought from the output to the feedback pin of the device.
- 3. Keep analog and non-switching components away from switching components.
- 4. Make a single point connection from the signal ground to power ground.
- 5. Do not allow switching current to flow under the device.
- 6. Keep the pattern lines for VIN and PGND broad.
- 7. Exposed pad of device must be connected to PGND with solder.
- 8. VREG5 capacitor should be placed near the device, and connected PGND.
- 9. Output capacitor should be connected to a broad pattern of the PGND.
- 10. Voltage feedback loop should be as short as possible, and preferably with ground shield.
- 11. Lower resistor of the voltage divider which is connected to the VFB pin should be tied to SGND.
- 12. Providing sufficient via is preferable for VIN, SW and PGND connection.
- 13. PCB pattern for VIN, SW, and PGND should be as broad as possible.
- 14. If VIN and VCC is shorted, VIN and VCC patterns need to be connected with broad pattern lines.
- 15. VIN Capacitor should be placed as near as possible to the device.

#### 11.2 Layout Example







This PowerPAD<sup>™</sup> package incorporates an exposed thermal pad that is designed to be connected to an external heatsink. The thermal pad must be soldered directly to the printed board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD<sup>™</sup> package and how to use the advantage of its heat dissipating abilities, refer to:

- PowerPAD<sup>™</sup> Made Easy (SLMA004).
- PowerPAD<sup>™</sup> Thermally Enhanced Package, (SLMA002).

The exposed thermal pad dimensions for this package are shown in Figure 14




Figure 14. Thermal Pad Dimensions

TEXAS INSTRUMENTS

www.ti.com

## **12 Device and Documentation Support**

#### 12.1 Device Support

#### 12.1.1 Third-Party Products Disclaimer

CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 12.1.2 Development Support

- WEBENCH
- For SWIFT<sup>™</sup> Power Products Documentation, see http://www.ti.com/swift

#### **12.2 Documentation Support**

#### 12.2.1 Related Documentation

- Absolute Maximum Ratings for Soldering (SNOA549).
- PowerPAD<sup>™</sup> Made Easy (SLMA004).
- PowerPAD<sup>™</sup> Thermally Enhanced Package (SLMA002).
- Semiconductor and IC Package Thermal Metrics (SPRA953).

#### 12.3 Trademarks

D-CAP2, PowerPAD are trademarks of Texas Instruments. Blu-ray Disc is a trademark of Blu-ray Disc. All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## **PACKAGING INFORMATION**

| Orderable part number | Status | Material type | Package   Pins    | Package qty   Carrier | RoHS | Lead finish/    | MSL rating/         | Op temp (°C) | Part marking |
|-----------------------|--------|---------------|-------------------|-----------------------|------|-----------------|---------------------|--------------|--------------|
|                       | (1)    | (2)           |                   |                       | (3)  | Ball material   | Peak reflow         |              | (6)          |
|                       |        |               |                   |                       |      | (4)             | (5)                 |              |              |
| TPS54325PWP           | Active | Production    | HTSSOP (PWP)   14 | 90   TUBE             | Yes  | NIPDAU   NIPDAU | Level-2-260C-1 YEAR | -40 to 85    | PS54325      |
| TPS54325PWP.A         | Active | Production    | HTSSOP (PWP)   14 | 90   TUBE             | Yes  | NIPDAU          | Level-2-260C-1 YEAR | -40 to 85    | PS54325      |
| TPS54325PWP.B         | Active | Production    | HTSSOP (PWP)   14 | 90   TUBE             | Yes  | NIPDAU          | Level-2-260C-1 YEAR | -40 to 85    | PS54325      |
| TPS54325PWPR          | Active | Production    | HTSSOP (PWP)   14 | 2000   LARGE T&R      | Yes  | NIPDAU   NIPDAU | Level-2-260C-1 YEAR | -40 to 85    | PS54325      |
| TPS54325PWPR.A        | Active | Production    | HTSSOP (PWP)   14 | 2000   LARGE T&R      | Yes  | NIPDAU          | Level-2-260C-1 YEAR | -40 to 85    | PS54325      |
| TPS54325PWPR.B        | Active | Production    | HTSSOP (PWP)   14 | 2000   LARGE T&R      | Yes  | NIPDAU          | Level-2-260C-1 YEAR | -40 to 85    | PS54325      |
| TPS54325PWPRG4.A      | Active | Production    | HTSSOP (PWP)   14 | 2000   LARGE T&R      | Yes  | NIPDAU          | Level-2-260C-1 YEAR | -40 to 85    | PS54325      |
| TPS54325PWPRG4.B      | Active | Production    | HTSSOP (PWP)   14 | 2000   LARGE T&R      | Yes  | NIPDAU          | Level-2-260C-1 YEAR | -40 to 85    | PS54325      |

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS54325 :

• Automotive : TPS54325-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nomina | al |
|----------------------------|----|
|----------------------------|----|

| Device       | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS54325PWPR | HTSSOP          | PWP                | 14 | 2000 | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |



# PACKAGE MATERIALS INFORMATION

23-May-2025



\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS54325PWPR | HTSSOP       | PWP             | 14   | 2000 | 350.0       | 350.0      | 43.0        |

# TEXAS INSTRUMENTS

www.ti.com

23-May-2025

# TUBE



# - B - Alignment groove width

#### \*All dimensions are nominal

| Device        | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | Τ (μm) | B (mm) |
|---------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| TPS54325PWP   | PWP          | HTSSOP       | 14   | 90  | 530    | 10.2   | 3600   | 3.5    |
| TPS54325PWP   | PWP          | HTSSOP       | 14   | 90  | 530    | 10.2   | 3600   | 3.5    |
| TPS54325PWP.A | PWP          | HTSSOP       | 14   | 90  | 530    | 10.2   | 3600   | 3.5    |
| TPS54325PWP.A | PWP          | HTSSOP       | 14   | 90  | 530    | 10.2   | 3600   | 3.5    |
| TPS54325PWP.B | PWP          | HTSSOP       | 14   | 90  | 530    | 10.2   | 3600   | 3.5    |
| TPS54325PWP.B | PWP          | HTSSOP       | 14   | 90  | 530    | 10.2   | 3600   | 3.5    |

# **PWP 14**

# **GENERIC PACKAGE VIEW**

# PowerPAD TSSOP - 1.2 mm max height

4.4 x 5.0, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PWP (R-PDSO-G14)

PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- This drawing is subject to change without notice. Β.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
- Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




# PWP (R-PDSO-G14) PowerPAD<sup>™</sup> SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>™</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



A Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments





NOTES:

A.

- This drawing is subject to change without notice. Β.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D. Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F.




# **PWP0014K**

# **M**

# **PACKAGE OUTLINE**

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.




# **PWP0014K**

# **EXAMPLE BOARD LAYOUT**

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




# **PWP0014K**

# **EXAMPLE STENCIL DESIGN**

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated