User's Guide

TPS563211 Step-Down Converter Evaluation Module User's Guide

ABSTRACT

This user's guide contains information for the TPS563211 as well as support documentation for the TPS563211EVM evaluation module. Included are the performance specifications, board layout, schematic, and the list of materials of the TPS563211EVM.

Table of Contents

1 Introduction 2
2 Performance Specification Summary 2
3 Modifications 2
4 Test Setup 2
4.1 Input/Output Connections 2
4.2 Start-Up Procedure 3
5 Board Layout 4
5.1 Layout 4
5.2 EVM Picture 5
6 Schematic, List of Materials, and Reference 7
6.1 Schematic 7
6.2 List of Materials 8
7 Reference 8
8 Revision History 8

1 Introduction

The TPS563211 is a single, Advanced Emulated Current Mode (AECM) control, synchronous Buck converter, being able to deliver 3-A continuous output current, providing selectable Eco-mode operation or FCCM operation and selectable Power-Good indicator or external Soft-Start by the configuration of the MODE pin. Power sequencing is possible by correctly configuring the Enable, Power-Good indicator or external Soft-Start. The device implements an AECM control which can get fast transient response with fixed frequency. The fast transient response results in low voltage drop and the fixed frequency brings a better jitter permanence and predictable frequency for EMI design. The optimized internal compensation network minimizes the external component counts and simplifies the control loop design over a wide voltage output range. Rated input voltage and output current ranges for the evaluation module are given in Table 1-1.

The TPS563211EVM is a single, synchronous buck converter providing 3.3 V at 3 A from 4.2-V to 18-V input. This user's guide describes the TPS563211EVM performance.

Table 1-1. Input Voltage and Output Current Summary

EVM	Input Voltage Range	Output Current Range
TPS563211EVM	V_{IN} = 4.2 V to 18 V	0 A to 3 A

2 Performance Specification Summary

A summary of the TPS563211EVM performance specifications is provided in Table 2-1. Test Specifications are given for an input voltage of V_{IN} = 12 V and an output voltage of 3.3 V, unless otherwise noted. The ambient temperature is 25°C for all measurement, unless otherwise noted.

Table 2-1. Performance Specifications Summary

SPECIFICATIONS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range		4.2	12	18	V
Output voltage set point			3.3		V
Operating frequency	V_{IN} = 12 V, I_O = 3 A		600		kHz
Output current range		0		3	A
Output ripple voltage	V_{IN} = 12 V, I_O = 3 A		20		mV_{PP}

3 Modifications

This evaluation module is designed to provide access to the features of the TPS563211. Some modifications can be made to this module.

4 Test Setup

This section describes how to properly connect, set up, and use the TPS563211EVM.

4.1 Input/Output Connections

The TPS563211EVM is provided with input/output connectors and test points as shown in Table 4-1. Figure 4-1 shows connectors and jumpers placement on TPS563211EVM board.

A power supply capable of supplying 3 A must be connected to J1 through a pair of 20-AWG wires. The load must be connected to J2 through a pair of 20-AWG wires. The maximum load current capability is 3 A. Wire lengths must be minimized to reduce losses in the wires. Test point TP1 provides a place to monitor the V_{IN} input voltages with TP2 providing a convenient ground reference. TP3 is used to monitor the output voltage with TP4 as the ground reference.



Figure 4-1. Connectors and Jumpers Placement

Table 4-1. Connection and Test Points

REFERENCE DESIGNATOR	FUNCTION
J1	V_{IN} (see Table 1-1 for V_{IN} range)
J2	V_{OUT}, 3.3 V at 3 A maximum
J3	EN control. Shunt EN to GND to disable.
J4	Source selection for PGOOD
TP1	V_{IN} positive power point
TP3	V_{OUT} positive monitor point
TP2, TP4, TP7	GND monitor point
TP5	Test point for PG/SS measurment
TP6	Switch node test point

4.2 Start-Up Procedure

1. Ensure that the jumper at J3 (Enable control) pin 1 and 2 are covered to shunt EN to GND, disabling the output.
2. Apply appropriate V_{IN} voltage to VI (J1-2) and GND (J1-1).
3. Move the jumper at J3 (Enable control) pin 1 and 2 (EN and GND) to enable the output.

5 Board Layout

This section provides a description of the TPS563211EVM, board layout, and layer illustrations.

5.1 Layout

The board layout for the TPS563211EVM is shown in Figure 5-1, Figure 5-2, and Figure 5-3. The top layer contains the main power traces for VIN, VOUT, and ground. Also on the top layer are connections for the pins of the TPS563211 and a large area filled with ground. Most of the signal traces are also located on the top side. The input decoupling capacitors, C1, C2, and C3 are located as close to the IC as possible. The input and output connectors, test points, and all of the components are located on the top side. The bottom layer is a ground plane along with the switching node copper fill, signal ground copper fill and the feed back trace from the point of regulation to the top of the resistor divider network. Both the top layer and bottom layer use 2-oz copper thickness.



Figure 5-1. TPS563211EVM Top Assembly



Figure 5-2. TPS563211EVM Top Layer



Figure 5-3. TPS563211EVM Bottom Layer

5.2 EVM Picture

Figure 5-4 and Figure 5-5 are the TPS563211EVM board top view and bottom view, respectively.



Figure 5-4. TPS563211EVM Board Top View

Figure 5-5. TPS563211EVM Board Bottom View

6 Schematic, List of Materials, and Reference

6.1 Schematic

Figure 6-1 is the schematic for the TPS563211EVM.



Figure 6-1. TPS563211EVM Schematic Diagram

6.2 List of Materials

Table 6-1 details the EVM list of materials.

Table 6-1. List of Materials

DES	QTY	DESCRIPTION	PART NUMBER	MANUFACTURER
!PCB1	1	Printed Circuit Board	BSR100	Any
C2	1	CAP, CERM, 22 uF, 25 V, ±20%, X5R, 0805	GRM21BR61E226ME44L	MuRata
C3, C6	2	CAP, CERM, 0.1 uF, 50 V, ±10%, X7R, 0603	885012206095	Wurth Elektronik
C4	1	CAP, CERM, 10 pF, 100 V, ±5%, C0G/NP0, 0603	GRM1885C2A100JA01D	MuRata
C8, C9	2	CAP, CERM, 22 uF, 16 V, ±20%, X5R, 0805	GRM21BR61C226ME44L	MuRata
J1, J2	2	Terminal Block, 5.08 mm, 2x1, Brass, TH	ED120/2DS	On-Shore Technology
J3, J4	2	Header, 100mil, 3x1, Tin, TH	PEC03SAAN	Sullins Connector Solutions
L1	1	Inductor, Shielded Drum Core, Powdered Iron, 3.3 uH, 6 A, 0.019 ohm, SMD	74437349033	Wurth Elektronik
LBL1	1		THT-14-423-10	Brady
R1	1	RES, 174 k, 1%, 0.1 W, 0603	RC0603FR-07174KL	Yageo
R2	1	RES, 36.5 k, 1%, 0.1 W, 0603	RC0603FR-0736K5L	Yageo
R3, R9	2	RES, 10.0 k, 1%, 0.1 W, 0603	RC0603FR-0710KL	Yageo
R4, R5	2	RES, 0, 5%, 0.1 W, 0603	RC0603JR-070RL	Yageo
R7	1	RES, 49.9, 1%, 0.1 W, 0603	RC0603FR-0749R9L	Yageo
R8	1	RES, 45.3 k, 1%, 0.1 W, 0603	RC0603FR-0745K3L	Yageo
SH-J1, SH-J2	2	Shunt, 100mil, Flash Gold, Black	SPC02SYAN	Sullins Connector Solutions
TP1, TP2, TP3, TP4, TP5, TP6, TP7	7	Header, 2.54 mm, 1x1, Gold, TH	61300111121	Wurth Elektronik
U1	1	4.2-V to 17-V Input, 3-A Synchronous Buck Converter in SOT583 Package	TPS563211DRLR	Texas Instruments
C1	0	CAP, CERM, 22 uF, 25 V, ±20%, X5R, 0805	GRM21BR61E226ME44L	MuRata
C5	0	CAP, CERM, 6800 pF, 50 V, 10%, X7R, 0603	GRM188R71H682KA01D	MuRata
C7	0	CAP, CERM, 10 pF, 100 V, ±5%, C0G/NP0, 0603	GRM1885C2A100JA01D	MuRata
FID1, FID2, FID3	0	Fiducial mark. There is nothing to buy or mount.	N/A	N/A
R6	0	RES, 0, 5%, 0.1 W, 0603	RC0603JR-070RL	Yageo

7 Reference

1. Texas Instruments, TPS563211 4.2-V to 18-V Input, 3-A Synchronous Buck Converter in SOT583 Package

8 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (September 2020) to Revision A (May 2021)	Page
• Updated user's guide title	2

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265