

# **TPS51215A Buck Controller Evaluation Module User's Guide**



TEXAS INSTRUMENTS

## **ABSTRACT**

This user's guide contains information for the TPS51215A as well as support documentation for the TPS51215AEVM evaluation module. This document includes the performance specifications, schematic, and the list of materials.

---

## **Table of Contents**

<b>1 Introduction.....</b>	<b>2</b>
<b>2 Performance Specification Summary.....</b>	<b>2</b>
<b>3 Test Setup and Results.....</b>	<b>3</b>
3.1 Input/Output Connections.....	3
3.2 Start-Up Procedure.....	4
3.3 Power Up.....	4
3.4 Power Down.....	5
<b>4 Board Layout.....</b>	<b>7</b>
<b>5 Board Profile, Schematic, List of Materials, and Reference.....</b>	<b>17</b>
5.1 Board Profile.....	17
5.2 Schematic.....	19
5.3 List of Materials.....	20
5.4 Reference.....	21
<b>6 Revision History.....</b>	<b>21</b>

## 1 Introduction

The TPS51215A is a single phase, D-CAP2™ synchronous buck controller with 2-bits VID inputs that can select up to four independent output voltage with fixed voltage transition slew rate. [Table 1-1](#) displays detailed input and output information.

The TPS51215A supports all POS-CAP and all ceramic MLCC output capacitor options in applications where remote sense is a requirement.

The TPS51215A provides full protection suite, including the following:

- OVP
- UVP
- OCL
- V<sub>IN</sub> UVLO
- OTP

It supports the conversion voltage up to 28 V. The devices are available in a 3.0-mm × 3.0-mm 20 pin QFN package and the die operating temperature is specified from –40°C to 125°C.

**Table 1-1. Input Voltage and Output Current Summary**

EVM	Input Voltage (V <sub>IN</sub> ) Range	Output Current (I <sub>OUT</sub> ) Range
TPS51215AEVM	5 V to 24 V	I <sub>DC</sub> = 0 A to 16 A, I <sub>Peak</sub> = 0 A to 30 A

## 2 Performance Specification Summary

A summary of the TPS51215AEVM performance specifications is provided in [Table 2-1](#). The TPS51215AEVM is designed and tested for V<sub>IN</sub> = 5 V to 24 V. The ambient temperature is 25°C for all measurements, unless otherwise noted.

**Table 2-1. TPS51215AEVM Performance Specifications Summary**

Parameter	Test Condition	MIN	TYP	MAX	Unit
V <sub>IN</sub>	Input voltage range	5	12	24	V
I <sub>OUT</sub>	Output loading	0	16	30	A
F <sub>SW</sub>	Switching frequency		600		KHz
V <sub>OUT</sub>	0 V (VID1 = 0, VID0 = 0)		0		V
	1.1 V (VID1 = 0, VID0 = 1)		1.1		
	1.65 V (VID1 = 1, VID0 = 0)		1.65		
	1.77 V (VID1 = 1, VID0 = 1)		1.77		

### 3 Test Setup and Results

This section describes how to properly connect, set up, and use the TPS51215AEVM. The section also includes test results typical for the evaluation modules.

#### 3.1 Input/Output Connections

The TPS51215AEVM is provided with input/output connectors and headers description shown in [Table 3-1](#), and output voltage selection shown in [Table 3-2](#), and test points shown in [Table 3-3](#). A power supply capable of supplying greater than 16 A must be connected to J2. The load must be connected to J3. The maximum load current capability is 30 A. Wire lengths must be minimized to reduce losses in the wires.

**Table 3-1. Connectors and Headers**

#	Functions	Comment
J1	5-V power input for 5VIN	
J2	VIN power input	
J3	Connects with VOUT loading	
JP1	Mode pin	For 51215A, connect mode pin to 5VIN. Short JP1-2 and JP1-3.
JP2	VID0 control connector	Short JP2-2 and JP2-3 to make VID0 = 1. Short JP2-1 and JP2-2 to make VID0 = 0.
JP3	EN control connector	Short JP3-1 and JP3-2 to make EN connected to GND. Short JP3-2 and JP3-3 to make EN connected to 5VIN.
JP4	VID1 control connector	Short JP4-2 and JP4-3 to make VID1 = 1. Short JP4-1 and JP4-2 to make VID1 = 0.

**Table 3-2. Output Voltage Selection**

JP4	VID1	JP2	VID0	VOUT
JP4-1 and JP4-2	0	JP2-1 and JP2-2	0	0 V
JP4-1 and JP4-2	0	JP2-2 and JP2-3	1	1.1 V
JP4-2 and JP4-3	1	JP2-1 and JP2-2	0	1.65 V
JP4-2 and JP4-3	1	JP2-2 and JP2-3	1	1.77 V

**Table 3-3. Test Points**

TP#	NAME	SIGNAL
TP1	5VIN	External 5-V power for 5VIN
TP2	GND	GND
TP3	VIN	VIN
TP4	VIN	VIN
TP5	TRIP	OC setting
TP6	SLEW	Soft start control
TP7	VSENS	VOUT remote sense
TP8	DRV1	Low-side drive signal
TP9	DRVH	High-side drive signal
TP10	GND	GND
TP11	GND	GND
TP12	LOOP	Change R9 to approximately 51 Ω for loop test
TP13	LX	Switching node
TP14	VOUT	VOUT
TP15	VOUT	VOUT

**Table 3-3. Test Points (continued)**

TP#	NAME	SIGNAL
TP16	VREF	Reference output
TP17	GND	GND
TP18	GND	GND
TP19	PGOOD	PGOOD output
TP20	GSNS	GND for VOUT remote sense
TP21	GND	GND
TP22	GND	GND
TP23	GND	GND
TP24	GND	GND
TP25	GND	GND
TP26	GND	GND
TP27	GND	GND
TP28	VID0	VID0 input
TP29	EN	Enable signal input
TP30	VID1	VID1 input

### 3.2 Start-Up Procedure

1. Jump the JP2 and JP4 accordingly or connect external drive signals to the TP28 and TP30.
2. Jump JP1 accordingly.
3. Apply proper DC voltage to J1 and J2. Apply J2 12 V with external power source first and then apply J1 5 V with another power source.
4. Jump the JP3 accordingly or connect external drive signals to TP29.
5. Check the output.
6. Apply loading to the output connectors.
7. Check the output again.

### 3.3 Power Up

The TPS51215AEVM power-up waveform is shown in [Figure 3-1](#).




Figure 3-1. TPS51215AEVM Power Up,  $I_{OUT} = 16$  A,  $V_{OUT} = 1.77$  V

### 3.4 Power Down

The TPS51215AEVM power-down waveform is shown in [Figure 3-2](#).




Figure 3-2. TPS51215AEVM Power Down,  $I_{OUT} = 16 A$ ,  $V_{OUT} = 1.77 V$

## 4 Board Layout

This section provides a description of the TPS51215AEVM board layout and layer illustrations. The board layout for the TPS51215AEVM is shown in [Figure 4-1](#) to [Figure 4-9](#). The top and bottom are 2-oz. copper and internal layers are 1-oz. copper.

VIN capacitors, VOUT capacitors, and MOSFETs are the power components and should be placed on one side of the PCB (solder side). At least one inner plane should be inserted, connected to ground, in order to shield and isolate the small signal traces from noisy power lines.

All sensitive analog traces and components such as VSNS, SLEW, VID, VREF, and TRIP should be placed away from high-voltage switching nodes such as SW, DRVH, DRVL, or BST to avoid coupling. Use internal layer or layers as ground plane or planes and shield feedback trace from power traces and components.

Connect VSNS directly to the output voltage sense point at the load device. Connect GSNS to ground return points at the load device. Routing as differential lines to avoid noise coupling.

Connect the overcurrent setting resistors from the TRIP pin to ground and make the connections as close as possible to the device. The trace from TRIP pin to resistor and from resistor to ground should avoid coupling to a high-voltage switching node.

Connections from gate drivers to the respective gate of the high-side or the low-side MOSFET should be as short as possible to reduce stray inductance.

The PCB trace defined as SW node, which connects to the source of the switching MOSFET, the drain of the rectifying MOSFET and the high-voltage side of the inductor, should be as short and wide as possible.




Figure 4-1. Top Assembly




Figure 4-2. Top Layer




Figure 4-3. Inner1 Layer




Figure 4-4. Inner2 Layer




Figure 4-5. Inner3 Layer




Figure 4-6. Inner4 Layer





Figure 4-7. Inner5 Layer



**Figure 4-8. Inner6 Layer**




Figure 4-9. Bottom Layer

## 5 Board Profile, Schematic, List of Materials, and Reference

### 5.1 Board Profile

Figure 5-1 is the top view for the TPS51215AEVM.




Figure 5-1. Top View of the TPS51215AEVM

Figure 5-2 is the bottom view for the TPS51215AEVM.





Figure 5-2. Bottom View of the TPS51215AEVM

## 5.2 Schematic

[Figure 5-3](#) is the schematic for the TPS51215AEVM.



**Figure 5-3. TPS51215AEVM Schematic**

## 5.3 List of Materials

Table 5-1 displays the TPS51215AEVM bill of materials.

**Table 5-1. List of Materials**

DESIGNATOR	QUANTITY	DESCRIPTION	PART NUMBER	MANUFACTURER
PCB	1	Printed Circuit Board	BSR113	
C1	1	Capacitor, ceramic, 10 $\mu$ F, 10 V, $\pm 20\%$ , X5R, 0603	GRM188R61A106MA ALD	MuRata
C2, C7, C14, C15	4	Capacitor, ceramic, 0.1 $\mu$ F, 50 V, $\pm 10\%$ , X7R, 0603	C1608X7R1H104K08 0AA	TDK
C3	1	Capacitor, ceramic, 2700 pF, 100 V, $\pm 5\%$ , X7R, 0603	06031C272JAT2A	AVX
C6	1	Capacitor, AL, 220 $\mu$ F, 35 V, $\pm 20\%$ , AEC-Q200 Grade 2, TH	ELXZ350ELL221MH1 5D	Chemi-Con
C8, C9, C10, C11, C12, C13	6	Capacitor, ceramic, 10 $\mu$ F, 35 V, $\pm 20\%$ , X5R, 1206	C3216X5R1V106M16 0AB	TDK
C16	1	Capacitor, AL, 220 $\mu$ F, 35 V, $\pm 20\%$ , AEC-Q200 Grade 2, TH	6TPF220M5L	Panasonic
C17, C18, C19, C20, C21, C22, C23, C24, C25, C26, C27, C28	12	Capacitor, ceramic, 22 $\mu$ F, 6.3 V, $\pm 20\%$ , X5R, 0805	GRM21BR60J226ME 39L	MuRata
H1, H2, H3, H4	4	Bumper, hemisphere, 0.44 $\times$ 0.20, Clear	SJ-5303 (CLEAR)	3M
J1	1	Terminal Block, 3.5 mm Pitch, 2 $\times$ 1, TH	ED555/2DS	On-Shore Technology
J2	1	Terminal Block, 5.08 mm, 2 $\times$ 1, Brass, TH	ED120/2DS	On-Shore Technology
J3	1	Terminal Block, 30 A, 9.52 mm (.375) Pitch, 2-Po, TH	OSTT7022150	On-Shore Technology
JP1, JP2, JP3, JP4	4	Header, 100 mil, 3 $\times$ 1, Gold, TH	PEC03SAAN	Sullins Connector Solutions
L1	1	Inductor, 220 nH, 20 A, 0.0029 $\Omega$ , SMD	CMLE063T-R22MS	Cyntec
Q1	1	MOSFET, 2-CH, N-CH, 30 V, 45 A, DQY0008A (LSON-CLIP-8)	CSD87355Q5D	Texas Instruments
R1, R18, R19, R20	4	RES, 10.0 k, 1%, 0.1 W, 0603	RC0603FR-0710KL	Yageo
R2	1	RES, 34.8 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	CRCW060334K8FKE A	Vishay-Dale
R3	1	RES, 23.2 k, 1%, 0.1 W, 0603	RC0603FR-0723K2L	Yageo
R4	1	RES, 12.0 k, 1%, 0.1 W, 0603	RC0603FR-0712KL	Yageo
R5, R6, R8, R9, R10, R12, R14, R16	8	RES, 0, 5%, 0.1 W, 0603	RC0603JR-070RL	Yageo
R7	1	RES, 54.9 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	CRCW060354K9FKE A	Vishay-Dale
R11	1	RES, 110 k, 1%, 0.1 W, 0603	RC0603FR-07110KL	Yageo
R17	1	RES, 100 k, 1%, 0.1 W, 0603	RC0603FR-07100KL	Yageo
SH-JP1, SH-JP2, SH-JP3, SH-JP4	4	Shunt, 100 mil, gold plated, black, 1 $\times$ 2	SNT-100-BK-G	Samtec
TP1, TP3, TP4, TP5, TP6, TP7, TP8, TP9, TP12, TP13, TP14, TP15, TP16, TP19, TP20, TP28, TP29, TP30	18	Shunt, 100 mil, Gold plated, Black	5000	Keystone
TP2, TP10, TP11, TP17, TP18, TP21, TP22, TP23, TP24, TP25, TP26, TP27	12	Test Point, Miniature, Red, TH	5001	Keystone
U1	1	High Performance, Single Phase D CAP2 Controller with 2 bit VID, RUK0020B (WQFN-20)	TPS51215ARUKR	Texas Instruments
C4, C5	0	Capacitor, ceramic, 100 pF, 50 V, $\pm 5\%$ , C0G/NP0, 0603	06035A101JAT2A	AVX
C29	0	Capacitor, ceramic, 1000 pF, 50 V, $\pm 5\%$ , X7R, 0603	CL10C102JB8NNNC	Samsung Electro-Mechanics
C30	0	Capacitor, Tantalum Polymer, 220 $\mu$ F, 6.3 V, $\pm 20\%$ , 0.005 $\Omega$ , 7.3 $\times$ 4.3 mm SMD	6TPF220M5L	Panasonic
R13	0	RES, 1.0, 5%, 0.1 W, AEC-Q200 Grade 0, 0603	CRCW06031R00JNE A	Vishay-Dale
R15	0	RES, 0, 5%, 0.1 W, 0603	RC0603JR-070RL	Yageo

**Table 5-1. List of Materials (continued)**

DESIGNATOR	QUANTITY	DESCRIPTION	PART NUMBER	MANUFACTURER
Notes: Unless otherwise noted in the Alternate Part Number and/or Alternate Manufacturer columns, all parts may be substituted with equivalents.				

## 5.4 Reference

Texas Instruments, [TPS51215A, 3-28Vin, Synchronous Step-Down Voltage Regulator Controller](#)

## 6 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Revision * (May 2020) to Revision A (February 2022)</b>	<b>Page</b>
• Updated the numbering format for tables, figures, and cross-references throughout the document. ....	<a href="#">2</a>
• Updated the user's guide title.....	<a href="#">2</a>

## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated