

# MSPM0G321x/MSPM0G320x Mixed-Signal Microcontrollers



## ABSTRACT

This document describes the known exceptions to the functional specifications (advisories).

## Table of Contents

1 Functional Advisories.....	1
2 Preprogrammed Software Advisories.....	2
3 Debug Only Advisories.....	2
4 Fixed by Compiler Advisories.....	2
5 Device Nomenclature.....	2
6 Advisory Descriptions.....	4
7 Revision History.....	16

## 1 Functional Advisories

Advisories that affect the device's operation, function, or parametrics.

✓ The check mark indicates that the issue is present in the specified revision.

Errata Number	Rev A
<a href="#">AES_ERR_01 AES Module</a>	✓
<a href="#">CPU_ERR_02 CPU Module</a>	✓
<a href="#">CPU_ERR_03 CPU Module</a>	✓
<a href="#">FLASH_ERR_03 FLASH Module</a>	✓
<a href="#">FLASH_ERR_04 FLASH Module</a>	✓
<a href="#">FLASH_ERR_05 FLASH Module</a>	✓
<a href="#">FLASH_ERR_08 FLASH Module</a>	✓
<a href="#">GPIO_ERR_05 GPIO Module</a>	✓
<a href="#">GPIO_ERR_06 GPIO Module</a>	✓
<a href="#">KEYSTORE_ERR_01 KEYSTORE Module</a>	✓
<a href="#">MATHACL_ERR_01 MATHACL Module</a>	✓
<a href="#">PMCU_ERR_13 PMCU Module</a>	✓
<a href="#">RST_ERR_01 RST Module</a>	✓
<a href="#">SYSCTL_ERR_01 SYSCTL Module</a>	✓
<a href="#">SYSCTL_ERR_02 SYSCTL Module</a>	✓
<a href="#">SYSCTL_ERR_03 SYSCTL Module</a>	✓
<a href="#">SYSCTL_ERR_04 SYSCTL Module</a>	✓
<a href="#">SYSCTL_ERR_05 LFCLK Module</a>	
<a href="#">SYSCTL_ERR_06 CLK_OUT Module</a>	
<a href="#">SYSOSC_ERR_01 SYSOSC Module</a>	✓
<a href="#">SYSOSC_ERR_02 SYSOSC Module</a>	✓

Errata Number	Rev A
<a href="#">SYSOSC_ERR_04</a> SYSOSC Module	✓
<a href="#">SYSPLL_ERR_01</a> SYSPLL Module	✓
<a href="#">TIMER_ERR_04</a> TIMER Module	✓
<a href="#">TIMER_ERR_06</a> TIMG Module	✓
<a href="#">TIMER_ERR_07</a> Initial repeat counter has 1 less period than next repeats Module	✓
<a href="#">UNICOMMI2CC_ERR_01</a> UNICOMMI2CC Module	
<a href="#">UNICOMMUART_ERR_06</a> UNICOMMUART Module	✓
<a href="#">UNICOMMUART_ERR_07</a> UNICOMMUART Module	✓
<a href="#">UNICOMMUART_ERR_09</a> UNICOMMUART Module	
<a href="#">UNICOMMUART_ERR_10</a> UNICOMMUART Module	✓
<a href="#">VREF_ERR_05</a> VREF Module	✓

## 2 Preprogrammed Software Advisories

Advisories that affect factory-programmed software.

✓ The check mark indicates that the issue is present in the specified revision.

## 3 Debug Only Advisories

Advisories that affect only debug operation.

✓ The check mark indicates that the issue is present in the specified revision.

## 4 Fixed by Compiler Advisories

Advisories that are resolved by compiler workaround. Refer to each advisory for the IDE and compiler versions with a workaround.

✓ The check mark indicates that the issue is present in the specified revision.

## 5 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP MCU devices. Each MSP MCU commercial family member has one of two prefixes: MSP or XMS. These prefixes represent evolutionary stages of product development from engineering prototypes (XMS) through fully qualified production devices (MSP).

**XMS** – Experimental device that is not necessarily representative of the final device's electrical specifications

**MSP** – Fully qualified production device

Support tool naming prefixes:

**X**: Development-support product that has not yet completed Texas Instruments internal qualification testing.

**null**: Fully-qualified development-support product.

XMS devices and X development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

MSP devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (XMS) have a greater failure rate than the standard production devices. TI recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the temperature range, package type, and distribution format.

## 6 Advisory Descriptions

<b>AES_ERR_01</b>	<b><i>AES Module</i></b>
<b>Category</b>	Functional
<b>Function</b>	AES Saved Context Ready interrupt is not generating as expected
<b>Description</b>	Saved Context Ready interrupt is not getting generated. The interrupt is generated if an access (read or write) is made to any AES register.
<b>Workaround</b>	Use polling based mechanism to check the status bit for Saved Context Ready in CTRL register instead of interrupt.
<b>CPU_ERR_02</b>	<b><i>CPU Module</i></b>
<b>Category</b>	Functional
<b>Function</b>	Limitation of disabling prefetch feature for CPUSS
<b>Description</b>	CPU prefetch disable will not take effect if there is a pending flash memory access.
<b>Workaround</b>	Disable prefetch, then issue a memory access to the shutdown memory (SHUTDOWNSTORE) in SYSCTL, this can be done with SYSCTL->SOCLOCK.SHUTDOWNSTORE0; After the memory access completes the prefetcher will be disabled.
<b>CPU_ERR_03</b>	<b><i>CPU Module</i></b>
<b>Category</b>	Functional
<b>Function</b>	Prefetcher can cause data integrity issues when transitioning into SLEEP mode
<b>Description</b>	When transitioning into SLEEP0 the prefetcher can erroneously fetch incorrect data (all 0's). When coming out of sleep mode, if the prefetcher and cache do not get overwritten by ISR code, then the main code execution from flash can get corrupted. For example, if the ISR is in the SRAM, then the incorrect data that was prefetched from Flash does not get overwritten. When the ISR returns the corrupted data in the prefetcher can be fetched by the CPU resulting in incorrect instructions.
<b>Workaround</b>	Disable prefetcher before entering SLEEP.
<b>FLASH_ERR_03</b>	<b><i>FLASH Module</i></b>
<b>Category</b>	Functional

## FLASH\_ERR\_03

(continued)

### **FLASH Module**

---

#### **Function**

Flash access with 2 wait states followed by invalid bootcode access will cause next flash access to also throw a violation

#### **Description**

Doing a Flash access followed by a access to BOOTCODE when you have 2 wait states will cause the next flash access to also cause a violation.

#### **Workaround**

Do not attempt to access boot-code region post-boot phase. Otherwise, there will need to be 4 clock cycles in between the bootcode violation and next correct flash access.

## FLASH\_ERR\_04

### **FLASH Module**

---

#### **Category**

Functional

#### **Function**

Wrong Address gets reported in the SYSCTL->DEDERRADDR

#### **Description**

When a FLASHDED error appears the data truncates the most significant byte. In the memory limits of the device, the most significant byte does not have an impact to the return address for MAIN flash. For NONMAIN flash or Factory region the MSB can be listed as 0x41xx.xxxx

#### **Workaround**

If the return address of the SYSCTL\_DEDERRADDR returns a 0x00Cxxxxx, do an OR operation with 0x41000000 to get the proper address for the NONMAIN or Factory region return address. For example, if SYSCTL\_DEDERRADDR = 0x00C4013C, the real address is 0x41C4013C.

For MAIN Flash DED, the SYSCTL\_DEDERRADDR can be used as is.

## FLASH\_ERR\_05

### **FLASH Module**

---

#### **Category**

Functional

#### **Function**

DEDERRADDR can have incorrect reset value

#### **Description**

The reset value of the SYSCTL->DEDERRADDR can return a 0x00C4013C instead of the correct 0x00000000. The location of the error is in the Factory Trim region and is not indicative of a failure, it can be properly ignored. The reset value tends to change once NONMAIN has been programmed on the device.

#### **Workaround**

Accept 0x00C4013C as another reset value, so the default value from boot can be 0x00000000 or 0x00C4013C. The return value is outside of the range of the MAIN flash on the device so there is no potential of this return coming from an actual FLASH DED status.

---

**FLASH\_ERR\_08**     ***FLASH Module***


---

**Category**

Functional

**Function**

Hard fault isn't generated for typical invalid memory region

**Description**

Hard fault isn't generated while trying to access illegal memory address space as shown below: 1. 0x010053FF - 0x20000000 2. 0x40BFFFFFF - 0x41C00000 3. 0x41C007FF - 0x41C40000

**Workaround**

No

---

**GPIO\_ERR\_05**     ***GPIO Module***


---

**Category**

Functional

**Function**

Writing to GPIO DOUTTGL registers might get missed when a DMA transfer is ongoing

**Description**

The GPIO DMAMASK register information is mistakenly applied to a CPU write to the DOUTTGL register when a concurrent DMA transfer is in progress.

**Workaround**

In the application code, ensure that the GPIO DMAMASK bit is set to 1 for the corresponding bit in the DOUTTGL register, before a CPU write access to the DOUTTGL register is issued. If no DMA transfer to any of the GPIO registers is required, the GPIO DMAMASK can be configured as 0xFFFFFFFF during the IO initialization step. This will solve the conflict of this errata. If the application also requires DMA write transfers to the GPIO registers, it is recommended that the application not use both DMA and CPU to write to the DOUTTGL register of the same GPIO module in the device. If the device has multiple GPIO modules, the DMA and the CPU can simultaneously write to the DOUTTGL register of different GPIO modules (while still requiring that the GPIO DMAMASK be configured for the GPIO module the CPU is writing to).

---

**GPIO\_ERR\_06**     ***GPIO Module***


---

**Category**

Functional

**Function**

Writing to GPIO DOUT, DOUTSET and DOUTCLR registers might get missed when a DMA transfer is ongoing

**Description**

The GPIO DOUT, DOUTSET and DOUTCLR registers cannot be accessed by the DMA. Due to mistake in the implementation, the CPU access to the GPIO DOUT, DOUTSET and DOUTCLR will be also be blocked when a concurrent DMA transfer is in progress.

**Workaround**

In the application code, instead of writing to the DOUT, DOUTSET, and DOUTCLR registers, software should perform equivalent writes to the DOUTTGL register (see

## GPIO\_ERR\_06

(continued)

### GPIO Module

---

workaround GPIO\_ERR\_05 for restrictions on CPU writes to the DOUTTGL register).

In the pseudo code below, "pins" denotes the bit vector of pins in the GPIO module to be configured.

```
DL_GPIO_setPins(GPIO_Regs* gpio, uint32_t pins)
{
    gpio->DOUTTGL31_0 = ~(gpio->DOUT31_0) & pins;
}
```

```
DL_GPIO_clearPins(GPIO_Regs* gpio, uint32_t pins)
{
    gpio->DOUTTGL31_0 = gpio->DOUT31_0 & pins;
}
```

```
DL_GPIO_writePins(GPIO_Regs* gpio, uint32_t pins)
{
    gpio->DOUTTGL31_0 = ~(gpio->DOUT31_0) & pins;
    gpio->DOUTTGL31_0 = gpio->DOUT31_0 & (~pins);
}
```

```
DL_GPIO_writePinsVal(GPIO_Regs* gpio, uint32_t pinsMask, uint32_t pinsVal)
{
    uint32_t doutVal = gpio->DOUT31_0;
    doutVal &= ~pinsMask;
    doutVal |= (pinsVal & pinsMask);
    gpio->DOUTTGL31_0 = ~(gpio->DOUT31_0) & doutVal;
    gpio->DOUTTGL31_0 = gpio->DOUT31_0 & (~doutVal);
}
```

## KEYSTORE\_ERR\_01

### KEYSTORE Module

---

#### Category

Functional

#### Function

STATUS.STAT value can be 0 or 1 without key access

#### Description

STATUS.STAT has a reset value of 1 and turns to 0 under these conditions: 1. After reset, debugger access via the register window returns 0x00. 2. After reset, the first CPU read returns 0x01, while subsequent CPU reads return 0x00. 3) After reset, first reading any other KEYSTORE register and then reading STATUS.STAT return 0x00.

#### Workaround

STATUS.STAT=0x0 means "No Error" . For checking if a slot is valid or not (Whether key is present), check STATUS.VALID.

**MATHACL\_ERR\_0**

1

***MATHACL Module***


---

**Category**

Functional

**Function**

MATHACL status error bit does not get cleared

**Description**

If there is a status error generated by the mathacl (ex. divide by 0), then the status register never gets cleared.

**Workaround**

Reset the peripheral to clear the status bit.

**PMCU\_ERR\_13**
***PMCU Module***


---

**Category**

Functional

**Function**

MCU may get stuck while waking up from STOP2 &amp; STANDBY0

**Description**

If prefetch access is pending when the device transitions to STOP2 or STANDBY, when the device wakes up, the pending prefetch can prevent the device from resuming normal execution. The errata occurs if the WFI instruction is not word aligned, and the flash wait state is 2. In such a case, neither a DMA transfer nor a pending interrupt will be serviced.

**Workaround**

User should disable prefetch and issue a shutdown store memory read, which prevents a new prefetch from issuing and allows a pending prefetch to complete.

**RST\_ERR\_01**
***RST Module***


---

**Category**

Functional

**Function**

NRST release doesn't get detected when LFCLK\_IN is LFCLK source and LFCLK\_IN gets disabled

**Description**

When LFCLK = LFCLK\_IN and we disable the LFCLK\_IN, then comes a corner scenario where NRST pulse edge detection is missed and the device doesn't come out of reset. This issue is seen if the NRST pulse width is below 608us. NRST pulse above 608us, the reset can appear normally.

**Workaround**

Keep the NRST pulse width higher than 608us to avoid this issue.

**SYSCCTL\_ERR\_01** ***SYSCCTL Module***


---

**Category**

Functional

## **SYSTL\_ERR\_01**

(continued)

### **SYSTL Module**

---

**Function**

SW-POR functionality is combined with HW-POR

**Description**

When a user writes to the LFSSRST register with the correct key to generate a software-triggered POR, the RSTCAUSE register will display 0x2 (indicating an NRST-triggered POR) instead of the expected 0x3 (Software-Triggered POR). This occurs because the SW-POR functionality is combined with the HW-POR path.

**Workaround**

No

## **SYSTL\_ERR\_02**

### **SYSTL Module**

---

**Category**

Functional

**Function**

SYSSTATUS.FLASHSEC is non-zero after a BOOTRST

**Description**

After BOOTRST/ bootcode completion SYSSTATUS.FLASHSEC is non-zero. This the customer will see after bootcode completion.

**Workaround**

No

## **SYSTL\_ERR\_03**

### **SYSTL Module**

---

**Category**

Functional

**Function**

*DEDERRADDR persists after a SYSRESET or a write to the SYSSTATUSCLR*

**Details**

DEDERRADDR persists after either a SYSRESET or a write to the SYSSTATUSCLR register. Its value is overwritten only when a new FLASHDED error occurs. This behavior contradicts the Technical Reference Manual (TRM), which specifies its initial reset value as zero.

**Workaround**

No workaround

## **SYSTL\_ERR\_04**

### **SYSTL Module**

---

**Category**

Functional

**Function**

SYSSTATUS.FLASHSEC is not cleared after a SYSRESET

**Description**

SYSSTATUS.FLASHSEC is not cleared after a SYSRESET and is only cleared by writing to the SYSSTATUSCLR register.

**SYSCTL\_ERR\_04**

(continued)

**SYSCTL Module**


---

**Workaround**

No

**SYSCTL\_ERR\_05** **LFCLK Module**


---

**Category**

Functional

**Function**

LFCLK not working on exit from shutdown

**Description**

If LFCLK\_IN pin is configured as a general input (or) LFCLK\_IN function with pull-up, in this configuration, exiting shutdown mode will cause the LFCLK to be stuck.

**Workaround**

Choose either: 1.Enable pull-down instead of pull-up on this LFCLK\_IN I/O 2.Avoid configuring it as an input

**SYSCTL\_ERR\_06** **CLK\_OUT Module**


---

**Category**

Functional

**Function**

Glitch can occur on External Clock Output (CLK\_OUT) when user disables the CLK\_OUT while an asynchronous clock was selected as CLK\_OUT source

**Description**

If the clock source for CLK\_OUT is asynchronous with the current bus clock (for example, the bus clock is SYSOSC, while the clock source for CLK\_OUT is selected as LFCLK), then in this case, glitches may appear on the CLK\_OUT pin when it is enabled for a period of time and then disabled

**Workaround**

No workaround

**SYSOSC\_ERR\_01** **SYSOSC Module**


---

**Category**

Functional

**Function**

MFCLK drift when using SYSOSC FCL together with STOP1 mode

**Description**

When MFCLK is enabled AND SYSOSC is using the frequency correction loop (FCL) mode AND the STOP1 low power operating mode is used, THEN the MFCLK may drift by 2 cycles when SYSOSC shifts from 4MHz back to 32MHz (either upon exit from STOP1 to RUN mode or upon an asynchronous fast clock request that forces SYSOSC to 32MHz).

**Workaround**

Workaround1: Use STOP0 mode instead of STOP1 mode. There is no MFCLK drift when STOP0 mode is used. Workaround2: Do not use SYSOSC in the FCL mode (leave FCL disabled) when using STOP1.

## **SYSOSC\_ERR\_02** *SYSOSC Module*

---

**Category**

Functional

**Function**

MFCLK does not work when Async clock request is received in an LPM where SYSOSC was disabled in FCL mode

**Description**

MFCLK will not start to toggle in below scenario:  
 1. FCL mode is enabled and then MFCLK is enabled  
 2. Enter a low power mode where SYSOSC is disabled (SLEEP2/STOP2/STANDBY0/STANDBY1).  
 3. Async request is received from some peripherals which use MFCLK as functional clock. On receiving async request, SYSOSC gets enabled and ulpclk becomes 32MHz. But MFCLK is gated off and it does not toggle at all as the device is still set to the LPM.

**Workaround**

If SYSOSC is using the FCL mode - Do not enable the MFCLK for a peripheral when you're entering a LPM mode which would typically turn off the SYSOSC.

## **SYSOSC\_ERR\_04** *SYSOSC Module*

---

**Category**

Functional

**Function**

SYSOSC accuracy degrades in FCL ON mode when SYSPLL is used

**Description**

When using the FCLON mode of the internal oscillator, SYSOSC, accuracy can degrade up to +/-3% when using SYSPLL with FCL ON. The accuracy degradation is due to a synchronization between the 4MHz SYSOSC sampling clock and noise in the system.

**Workaround**

If using the SYSPLL FCL ON mode, use a non-4MHz multiple for the SYSPLL frequency, for example: 78MHz.

Do not put the SYSPLL at 16, 32, 48, 64, 80MHz etc.

For 78MHz:

Set SYSPLLCFG1.PDIV = 0x3 and SYSPLLCFG1.QDIV to 38

## **SYSPLL\_ERR\_01** *SYSPLL Module*

---

**Category**

Functional

**Function**

SYSPLL Frequency may not lock to correct frequency when enabled.

**Description**

When setting the SYSPLLEN bit to 1 in SYSCTL HSCLKEN register, the SYSPLL will run the phase locked loop search. The search can potentially fail where the frequency will not be set to the correct value, instead the resultant frequency will be drastically different than the configured frequency.

**SYSPLL\_ERR\_01**

(continued)

**SYSPLL Module****Workaround****Frequency Verification Process**

Monitor the SYSPLL frequency output using the Frequency Clock Counter (FCC) whenever the SYSPLLEN bit is set to 1. Once the correct frequency is established, it will remain stable until the SYSPLL is disabled and re-enabled (SYSPLLEN bit toggled from 0 to 1). If an incorrect frequency is detected, disable and re-enable the SYSPLL to perform another verification.

**Workaround 1: FCC Count Check**

Use LFCLK as the FCC trigger source to count the SYSPLL output clock frequency. Execute the FCC and verify the measured value against the configured SYSPLL frequency using LFCLK as reference.

**Example calculation:**

- SYSPLLCLK0 = 80MHz ; LFCLK = 32.768kHz
- Measured FCC Count =  $80,000,000/32,768 = 2,441$

**FCC Count Tolerance:**

The real FCC count will vary depending on the combined clock accuracies (SYSPLLCLK0 and LFCLK). Recommend to add +/- 5~10% to allowed FCC check range.

- FCC count upper limit =  $2,441 * 1.05 = 2,563$
- FCC count lower limit =  $2,441 * 0.95 = 2,318$

**Timing considerations:**

- Clock synchronization time: 5-6 LFCLK cycles
- FCC trigger time: 1-32 LFCLK cycles (user-configurable)

**Register Configuration:**

- FCC Settings: SYSCTL.GENCLKCFG.FCCTRIGSRC = 1;
- SYSCTL.GENCLKCFG.FCCLVLTRIG = 0;
- SYSCTL.GENCLKCFG.FCCTRIGCNT = 0;
- SYSCTL.GENCLKCFG.FCCSELCLK = 4;
- Start FCC: SYSCTL.FCCCMD = 0x0E00001U
- Check FCC Done Status: SYSCTL.CLKSTATUS.FCCDONE
- Read FCC Count: SYSCTL.FCC

**Timeout Protection:**

Implement a software-based timeout during FCC Done status monitoring to prevent indefinite waiting:

```
fccTimeOutCounter = 0;
while (DL_SYCTL_isFCCDone() == 0) {
  delay_cycles(977); /* 1x LFCLK cycle = 32MHz/32.768kHz */
  fccTimeOutCounter++;
  if(fccTimeOutCounter > 65) break;
  /* Timeout set to approximately 2ms (user-customizable) */
}
```

**FCC Check Restart:**

If the FCC measurement falls outside the expected range, disable and re-enable the SYSPLL (set SYSPLLEN to 0, then 1) and repeat the FCC verification.

**Workaround 2: FCC Ratio Check**

Use LFCLK as the FCC trigger source to count both SYSPLL output and input clock frequency. Execute the FCC and verify the measured ratio of the FCC check value between output and input clock to the expected ratio.

**Example calculation:**

- SYSPLL = 80MHz ; HFCLK = 40MHz ; LFCLK = 32.768kHz
- Expect clock ratio =  $80\text{MHz}/40\text{MHz} = 2.0000$

## SYSPLL\_ERR\_01

(continued)

### **SYSPLL Module**

---

- Measured FCC count (SYSPLL) =  $80,000,000/32,768 = 2,441$
- Measured FCC count (HFCLK) =  $40,000,000/32,768 = 1,220$
- Measured clock ratio =  $2,441/1,220 = 2.0008$

#### **FCC Ratio Tolerance:**

The FCC ratio method eliminates combined clock accuracy errors and depends only on FCC uncertainty (2 counted clock cycles) and calculation rounding error. This allows for much tighter tolerance ranges compared to FCC count check method, for example +/- 0.3%.

#### **Timing considerations:**

- Clock synchronization time: 5-6 LFCLK cycles
- FCC trigger time: 1-32 LFCLK cycles (user-configurable)
- Total time per complete FCC ratio check:  $2 * (\text{sync time} + \text{trigger time})$

#### **FCC Ratio Check Flow:**

1. Configure FCC for SYSPLL output clock (SYSPLL0 or SYSPLL2X)
2. Start FCC and wait for FCC done (Timeout Protection)
3. Read FCC check count back
4. Configure FCC for SYSPLL input clock (SYSOSC or HFCLK)
5. Start FCC and wait for FCC done (Timeout Protection)
6. Read FCC check count back
7. Calculate the FCC check ratio and compared to the expected ratio range
8. If the FCC ratio falls outside the expected range, disable and re-enable the SYSPLL (set SYSPLLEN to 0, then 1) and repeat the FCC ratio verification.

## TIMER\_ERR\_04

### **TIMER Module**

---

#### **Category**

Functional

#### **Function**

TIMER re-enable may be missed if done close to zero event

#### **Description**

When using a TIMER in one shot mode, TIMER re-enable may be missed if done close to zero event. The HW update to the timer enable bit will take a single functional clock cycle, if you use 32.768kHz and divider of 3, then it will take ~100us to have the enable bit set to 0 properly.

#### **Workaround**

Wait 1 functional clock cycle before re-enabling the timer OR the timer can be disabled first before re-enabling. Disable the counter with CTRCTL.EN = 0, then reenable with CTRCTL.EN = 1

## TIMER\_ERR\_06

### **TIMG Module**

---

#### **Category**

Functional

#### **Function**

Writing 0 to CLKEN bit does not disable counter

#### **Description**

Writing 0 to the Counter Clock Control Register(CCLKCTL) Clock Enable bit(CLKEN) does not stop the timer.

**TIMER\_ERR\_06**

(continued)

***TIMG Module***


---

**Workaround**

Stop the timer by writing 0 to the Counter Control(CTRCTL) Enable(EN) bit.

**TIMER\_ERR\_07**
***Initial repeat counter has 1 less period than next repeats Module***


---

**Category**

Functional

**Function**

TIMER

**Description**

When using the timer repeat counter mode, the first repeat will have 1 less count than the subsequent repeats because the following repeat counters will include the transition between 0 and the load value. For example if the TIMx.RCLD = 0x3 then 3 observable zero events would appear on the first repeat counter and 4 observable zero events would appear on the following repeat counter sequences.

**Workaround**

Set the initial RCLD value to 1 more than the expected RCLD, then in the ISR for the Repeat Counter Zero Event (REPC), set the RCLD to the intended RCLD value. For example, if intending to have 4 repeats, set the initial RCLD value to RCLD = 0x5, then in the timer ISR for the REPC interrupt, set RCLD = 0x4. Now all timer repeats will have the same number of zero/load events.

**UNICOMMI2CC\_E  
RR\_01**
***UNICOMMI2CC Module***


---

**Category**

Functional

**Function**

I2C Controller BUSY Status Polling Issue

**Description**

When initiating an I2C controller transfer by setting the BUSRTRUN/FRAME\_START bit, the BUSY status flag requires approximately 2-3 I2C functional clock cycles to assert. If polling the BUSY bit immediately after setting BUSRTRUN/FRAME\_START, the status might be checked by the application before it's properly set. This issue is more pronounced with higher CLKDIV values (resulting in slower I2C functional clock) or under higher compiler optimization levels.

**Workaround**

Add a software delay before polling BUSY status. The recommended delay should be:  
 Software delay = 3 x I2C functional clock = 3 x clock\_divider x (CPU\_CLK / selected clock source frequency) For example, with a clock\_divider of 2, a clock source of 4 MHz(MFCLK), and CPU\_CLK of 80 MHz: Software delay = 3 x 2 x (80 MHz / 4 MHz)= 120 CPU cycles

**UNICOMMUART\_E  
RR\_06**
***UNICOMMUART Module***


---

**Category**

Functional

**UNICOMMUART\_E**

**RR\_06** (continued) *UNICOMMUART Module*

---

**Function** RTOUT/LTOUT computation issues due to STOP bit handling

**Description** On the receiver side, the function state machine transitions from STOP bit to IDLE at the middle of the STOP bit. This causes the receive timeout (RTOUT) & line timeout (LTOUT) counter to start counting at the middle of the STOP bit and not at its end. Leading to RTOUT/LTOUT being triggered half a baud-period early. This is especially pronounced for low-baud rates with higher UART functional clock frequency.

**Workaround** Add compensation with a half stop bit period to the RTOUT counter.

**UNICOMMUART\_E**

**RR\_07** *UNICOMMUART Module*

---

**Category** Functional

**Function** RTS line does not go HIGH if UART is disabled in RS-232 mode

**Description** When UART is disabled, the RTS line fails to return to its idle state (HIGH), remaining stuck at LOW.

**Workaround** Use software to enable the internal pull-up resistor and set the RTS line IO to Hiz mode.

**UNICOMMUART\_E**

**RR\_09** *UNICOMMUART Module*

---

**Category** Functional

**Function** ISO-7816 Smartcard Mode baud rate limitation

**Description** To achieve a 9600 baud rate in ISO-7816 Smartcard Mode, a UARTCLK frequency exceeding 57 MHz is required due to the following constraints: 1. The ISO-7816 standard requires 372 clock cycles per bit 2. In MSPM0 ISO-7816 mode, the oversampling rate (OVS) is fixed at 16x in the UART peripheral Minimum UARTCLK calculation: Required UARTCLK =  $9600 \cdot 372 \cdot 16 = 57.139$  MHz

**Workaround** UART with lower input frequency will not be able to support SMARTCARD mode.

**UNICOMMUART\_E**

**RR\_10** *UNICOMMUART Module*

---

**Category** Functional

**UNICOMMUART\_E****RR\_10** (continued) **UNICOMMUART Module****Function**

LIN Registers CLKDIV Restriction

**Description**

When CLKDIV value is other than 0, writing into LINC0/1 will not have any effect.

**Workaround**

To properly configure LIN registers: 1. First set CLKDIV to '0' 2. Update the LINC0/1 register configurations with desired values 3. Restore CLKDIV to its intended operating value

**VREF\_ERR\_05****VREF Module****Category**

Functional

**Function**

VREF READY0 status goes low for VREF0 when COMP is configured in Sampled (ultra-low-power) Mode

**Description**

The VREF READY0 status remains low for VREF0 when the comparator is configured in sampled (ultra-low-power) mode. The comparator is configured in sampled mode when the REFMODE bit is set to 1.

**Workaround**

Do not poll for the VREF READY0 status after the comparator is configured in sampled mode. Configure the comparator in static (fast) mode before polling the READY0 status for VREF0 or poll the READY0 status before enabling the comparator.

**7 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
February 2026	*	Initial Release

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025