





DAC53701-Q1, DAC43701-Q1 SLASEW8A - OCTOBER 2020 - REVISED SEPTEMBER 2023

# DACx3701-Q1 Automotive, 10-Bit and 8-Bit, Voltage-Output Smart DACs With Nonvolatile Memory and PMBus<sup>™</sup> Compatible I<sup>2</sup>C Interface With GPI Control

# 1 Features

**TEXAS** 

INSTRUMENTS

- AEC-Q100 qualified for automotive applications: Temperature grade 1: –40°C to +125°C, T<sub>A</sub>
- 1 LSB INL and DNL (10-bit and 8-bit)
- Wide operating range
  - Power supply: 1.8 V to 5.5 V
- General-purpose input (GPI) based function trigger
  - PMBus<sup>™</sup> compatible I<sup>2</sup>C interface
  - Standard, fast, and fast mode plus
  - Four target address options configured using the broadcast address
  - 1.62-V V<sub>IH</sub> with V<sub>DD</sub> = 5.5 V
- User-programmable nonvolatile memory (NVM/ EEPROM)
  - Save and recall all register settings
- Programmable waveform generation: Square, triangular, and sawtooth
- Pulse-width modulation (PWM) output using triangular waveform and FB pin
- Digital slew rate control
- Internal reference
- Very low power: 0.2 mA at 1.8 V
- Flexible start-up: High impedance or 10K-GND
- Tiny package: 8-pin WSON (2 mm × 2 mm)

# 2 Applications

- Rear light
- Headlight
- Interior light

# **3 Description**

The automotive-grade 10-bit DAC53701-Q1 and 8-bit DAC43701-Q1 (DACx3701-Q1) are a pin-compatible family of buffered voltage-output smart digital-toanalog converters (DACs). These devices consume very low power, and are available in a tiny 8-pin WSON package. The feature set combined with the tiny package and low power make the DACx3701-Q1 an excellent choice for applications such as automotive tail plus brake light, license plate light fade-in fade-out, and PWM expansion for interior light.


These devices have nonvolatile memory (NVM), an internal reference, a PMBus-compatible I<sup>2</sup>C interface, and a general-purpose input. The DACx3701-Q1 operates with either an internal reference or with the power supply as a reference, and provides a full-scale output of 1.8 V to 5.5 V.

The DACx3701-Q1 are smart DAC devices because of the advanced integrated features. With a forcesense output, GPI based function trigger, PWM output, and NVM capabilities, smart DACs enable system performance and control without the use of software.

#### **Device Information**

PART NUMBER	RESOLUTION	PACKAGE <sup>(1)</sup> (2)
DAC53701-Q1	10-bit	DSG (WSON, 8)
DAC43701-Q1	8-bit	2 mm × 2 mm

- (1) For all available packages, see the package option addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and (2)includes pins, where applicable.



# **Functional Block Diagram**

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.





# **Table of Contents**

1 Features	
3 Description1 4 Revision History	
5 Pin Configuration and Functions	
3 Specifications4	
6.1 Absolute Maximum Ratings4	
6.2 ESD Ratings4	
6.3 Recommended Operating Conditions4	
6.4 Thermal Information4	
6.5 Electrical Characteristics5	
6.6 Timing Requirements: I <sup>2</sup> C Standard Mode7	
6.7 Timing Requirements: I <sup>2</sup> C Fast Mode7	
6.8 Timing Requirements: I <sup>2</sup> C Fast-Mode Plus8	
6.9 Timing Requirements: GPI8	
6.10 Timing Diagram8	
6.11 Typical Characteristics: V <sub>DD</sub> = 5.5 V (Reference	
= V <sub>DD</sub> ) or V <sub>DD</sub> = 5 V (Internal Reference)9	
6.12 Typical Characteristics: V <sub>DD</sub> = 1.8 V (Reference	
= V <sub>DD</sub> ) or V <sub>DD</sub> = 2 V (Internal Reference)11	
6.13 Typical Characteristics13	

7 Detailed Description	18
7.1 Overview	. 18
7.2 Functional Block Diagram	
7.3 Feature Description.	19
7.4 Device Functional Modes	26
7.5 Programming	
7.6 Register Map	33
8 Application and Implementation	
8.1 Application Information	
8.2 Typical Applications	
8.3 Power Supply Recommendations	
8.4 Layout.	
9 Device and Documentation Support	
9.1 Documentation Support	
9.2 Receiving Notification of Documentation Updates	
9.3 Support Resources	
9.4 Trademarks	
9.5 Electrostatic Discharge Caution	
9.6 Glossary	
10 Mechanical, Packaging, and Orderable	
Information	47

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision \* (October 2020) to Revision A (September 2023)

Page

- Changed all instances of legacy terminology to controller and target where I<sup>2</sup>C and PMBus are mentioned....1



# **5** Pin Configuration and Functions



# Figure 5-1. DSG Package, 8-Pin WSON (Top View)

#### Table 5-1. Pin Functions

PIN		TYPE	DESCRIPTION		
NO.	NAME	1176	DESCRIPTION		
1	GPI	Input	General-purpose input.		
2	SCL	Input	Serial interface clock. This pin must be connected to the supply voltage with an external pullup resistor.		
3	SDA	Input/Output	Data are clocked into or out of the input register. This pin is a bidirectional, and must be connected to the supply voltage with an external pullup resistor.		
4	CAP	Input	External capacitor for the internal LDO. Connect a capacitor (approximately 1.5 $\mu F)$ between CAP and AGND.		
5	AGND	Ground	Ground reference point for all circuitry on the device.		
6	VDD	Power	Analog supply voltage: 1.8 V to 5.5 V		
7	FB	Input	Voltage-feedback pin.		
8	OUT	Output	Analog output voltage from DAC.		
_	Thermal Pad	Ground	Connect the thermal pad to AGND.		



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage, V <sub>DD</sub> to AGND	-0.3	6	V
	Digital inputs to AGND	-0.3	V <sub>DD</sub> + 0.3	V
	V <sub>FB</sub> to AGND	-0.3	V <sub>DD</sub> + 0.3	V
	V <sub>OUT</sub> to AGND	-0.3	V <sub>DD</sub> + 0.3	V
	Current into any pin except the OUT, VDD, and AGND pins	-10	10	mA
TJ	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

# 6.2 ESD Ratings

			VALUE	UNIT	
M	Electrostatic	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD classification level 2	±2000		
V(ESD)	discharge	Charged device model (CDM), per AEC Q100-011 CDM ESD classification level C4B	±750		

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Positive supply voltage to ground (AGND)	1.71		5.5	V
V <sub>IH</sub>	Digital input high voltage, 1.7 V < $V_{DD} \le 5.5$ V	1.62			V
V <sub>IL</sub>	Digital input low voltage			0.4	V
T <sub>A</sub>	Ambient temperature	-40		125	°C

# **6.4 Thermal Information**

		DACx3701-Q1	
	THERMAL METRIC <sup>(1)</sup>	DSG (WSON)	UNIT
		8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	49	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	50	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	24.1	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.1	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	24.1	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	8.7	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



# **6.5 Electrical Characteristics**

all minimum and maximum specifications at  $-40^{\circ}C \le T_A \le +125^{\circ}C$ ; typical specifications at  $T_A = 25^{\circ}C$ , 1.8 V  $\le V_{DD} \le 5.5$  V, DAC reference tied to VDD, gain = 1 ×, DAC output pin (OUT) loaded with resistive load ( $R_L = 5 \text{ k}\Omega$  to AGND) and capacitive load ( $C_L = 200 \text{ pF}$  to AGND), and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STAT	IC PERFORMANCE					
	Resolution	DAC53701-Q1	10			Bits
	Resolution	DAC43701-Q1	8			DIIS
NL	Relative accuracy <sup>(1)</sup>		-1		1	LSB
DNL	Differential nonlinearity <sup>(1)</sup>		-1		1	LSB
		Code 0d into DAC, external reference, $V_{DD}$ = 5.5 V		6	12	
	Zero-code error	Code 0d into DAC, internal reference, gain = 4 ×, $V_{DD}$ = 5.5 V		6	15	mV
	Zero-code-error temperature coefficient			±10		µV/°C
	Offset error <sup>(2)</sup>		-0.6	0.25	0.6	%FSR
	Offset-error temperature coefficient <sup>(2)</sup>			±0.0003		%FSR/°0
	Gain error <sup>(2)</sup>		-0.5	0.25	0.5	%FSR
	Gain-error temperature coefficient <sup>(2)</sup>			±0.0008		%FSR/°0
	Full-scale error	$\begin{array}{l} 1.8 \ V \leq V_{DD} \prec 2.7 \ V \ \text{code 1023d into DAC for 10-bit} \\ \text{resolution, code 255d into DAC for 8-bit resolution, no} \\ \text{headroom} \end{array}$	–1	0.5	1	% ESD
		$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ , code 1023d into DAC for 10-bit resolution, code 255d into DAC for 8-bit resolution, no headroom	-0.5	0.25	0.5	— %FSR 5
	Full-scale-error temperature coefficient			±0.0008		%FSR/°(
OUT	PUT CHARACTERISTICS					
	Output voltage	Reference tied to V <sub>DD</sub>	0		5.5	V
<b>`</b>	Capacitive load <sup>(3)</sup>	R <sub>L</sub> = Infinite, phase margin = 30°			1	nF
CL		$R_L = 5 k\Omega$ , phase margin = 30°			2	IIF
	Load regulation	DAC at midscale, $-10 \text{ mA} \le I_{OUT} \le 10 \text{ mA}$ , $V_{DD} = 5.5 \text{ V}$		0.4		mV/mA
		$V_{DD}$ = 1.8 V, full-scale output shorted to AGND or zero-scale output shorted to $V_{DD}$		10		
	Short circuit current	$V_{\text{DD}}$ = 2.7 V, full-scale output shorted to AGND or zero-scale output shorted to $V_{\text{DD}}$		25		mA
		$V_{\text{DD}}$ = 5.5 V, full-scale output shorted to AGND or zero-scale output shorted to $V_{\text{DD}}$		50		
-		To V <sub>DD</sub> , DAC output unloaded, internal reference = $1.21 \text{ V}, \text{V}_{\text{DD}} \ge 1.21 \times \text{gain} + 0.2 \text{ V}$	0.2			V
	Output voltage headroom <sup>(1)</sup>	To $V_{\text{DD}},$ DAC output unloaded, reference tied to $V_{\text{DD}}$	0.8			
		To V <sub>DD</sub> , $I_{LOAD}$ = 10 mA at V <sub>DD</sub> = 5.5 V, $I_{LOAD}$ = 3 mA at V <sub>DD</sub> = 2.7 V, $I_{LOAD}$ = 1 mA at V <sub>DD</sub> = 1.8 V, DAC code = full scale	10			%FSR
		DAC output enabled and DAC code = midscale		0.25		
	V <sub>OUT</sub> dc output impedance	DAC output enabled and DAC code = 8d for 10-bit resolution and code = 2d for 8-bit resolution		0.25		Ω
		DAC output enabled and DAC code = 1016d for 10-bit resolution and code = 254d for 8-bit resolution		0.26		

# 6.5 Electrical Characteristics (continued)

all minimum and maximum specifications at  $-40^{\circ}C \le T_A \le +125^{\circ}C$ ; typical specifications at  $T_A = 25^{\circ}C$ , 1.8 V  $\le V_{DD} \le 5.5$  V, DAC reference tied to VDD, gain = 1 ×, DAC output pin (OUT) loaded with resistive load ( $R_L = 5 \text{ k}\Omega$  to AGND) and capacitive load ( $C_L = 200 \text{ pF}$  to AGND), and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Z <sub>O</sub>	V <sub>FB</sub> dc output impedance <sup>(4)</sup>	DAC output enabled, DAC reference tied to VDD (gain = 1 ×) or internal reference (gain = 1.5 × or 2 ×)	160	200	240	kΩ
-0	VFB do output impodutioo	DAC output enabled, internal $V_{REF}$ , gain = 3 × or 4 ×	192	240	288	
	V <sub>OUT</sub> + V <sub>FB</sub> dc output leakage <sup>(3)</sup>	At start up, measured when DAC output is disabled and held at V_{DD} / 2 for V_{DD} = 5.5 V			7	nA
	Power supply rejection ratio (dc)	Internal V <sub>REF</sub> , gain = 2 ×, DAC at midscale; V <sub>DD</sub> = 5 V ±10%		0.25		mV/V
DYN	AMIC PERFORMANCE					
	Output voltage estiling time	1/4 to 3/4 scale and 3/4 to 1/4 scale settling to 10%FSR, $V_{\text{DD}}$ = 5.5 V		8		
sett	Output voltage settling time	1/4 to 3/4 scale and 3/4 to 1/4 scale settling to 10%FSR, $V_{DD}$ = 5.5 V, internal $V_{REF}$ , gain = 4 ×		12		μs
	Slew rate	V <sub>DD</sub> = 5.5 V		1		V/µs
	Power-on glitch magnitude	At start-up, DAC output disabled, R <sub>L</sub> = 5 kΩ, C <sub>L</sub> = 200 pF		75		mV
		At start-up, DAC output disabled, $R_L = 100 \text{ k}\Omega$		200		
	Output enable glitch magnitude	DAC output disabled to enabled, DAC registers at zero scale, $R_L$ = 100 $k\Omega$		250		mV
	Output noise voltage (peak to	0.1 Hz to 10 Hz, DAC at midscale, $V_{DD}$ = 5.5 V		34		
/n	peak)	Internal V <sub>REF</sub> , gain = 4 ×, 0.1 Hz to 10 Hz, DAC at midscale, V <sub>DD</sub> = 5.5 V		70		μV <sub>PP</sub>
		Measured at 1 kHz, DAC at midscale, $V_{DD}$ = 5.5 V		0.2		
	Output noise density	Internal V <sub>REF,</sub> gain = 4 ×, measured at 1 kHz, DAC at midscale, V <sub>DD</sub> = 5.5 V		0.7		µV/√Hz
	Power supply rejection ratio (ac) <sup>(4)</sup>	Internal $V_{REF}$ , gain = 4 ×, 200-mV 50-Hz or 60-Hz sine wave superimposed on power supply voltage, DAC at midscale		-71		dB
	Code change glitch impulse	±1-LSB change around midcode (including feedthrough)		10		nV-s
	Code change glitch impulse magnitude	±1-LSB change around midcode (including feedthrough)		15		mV
	Function generator TIME- STEP accuracy			±6.25		%
/0Ľ	TAGE REFERENCE					
	Initial accuracy			1.212		V
	Reference output temperature coefficient <sup>(3)</sup>				65	ppm/°C
EP	ROM					
	Endurance <sup>(3)</sup>	$-40^{\circ}C \le T_{A} \le +85^{\circ}C$		20000		Cycles
		T <sub>A</sub> > 85°C		1000		0,000
	Data retention <sup>(3)</sup>			50		Years
		T <sub>A</sub> = 125°C		20		
	EEPROM programming write cycle time <sup>(3)</sup>		10		20	ms
DIGI	TAL INPUTS					
	Digital feedthrough	DAC output static at midscale, fast-mode plus, SCL toggling		20		nV-s
	Pin capacitance	Per pin		10		pF



# 6.5 Electrical Characteristics (continued)

all minimum and maximum specifications at  $-40^{\circ}C \le T_A \le +125^{\circ}C$ ; typical specifications at  $T_A = 25^{\circ}C$ , 1.8 V  $\le V_{DD} \le 5.5$  V, DAC reference tied to VDD, gain = 1 ×, DAC output pin (OUT) loaded with resistive load ( $R_L = 5 \text{ k}\Omega$  to AGND) and capacitive load ( $C_L = 200 \text{ pF}$  to AGND), and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POW	OWER						
	Load capacitor - CAP pin <sup>(3)</sup>		0.5		15	μF	
Current flowing into VDD	Normal mode, DACs at full scale, digital pins static		0.225	0.55	mA		
		DAC power down, internal reference power down		80		μA	

(1) Measured with DAC output unloaded. For external reference between end-point codes: 8d to 1016d for 10-bit resolution, 2d to 254d for 8-bit resolution. For internal reference V<sub>DD</sub> ≥ 1.21 × gain + 0.2 V, between end-point codes: 8d to 1016d for 10-bit resolution, 2d to 254d for 8-bit resolution.

(2) Measured with DAC output unloaded. For 10-bit resolution, between end-point codes: 8d to 1016d and for 8-bit resolution, between end-point codes: 2d to 254d.

(3) Specified by design and characterization, not production tested.

(4) Specified with 200-mV headroom with respect to reference value when internal reference is used.

# 6.6 Timing Requirements: I<sup>2</sup>C Standard Mode

all input signals are timed from VIL to 70% of V<sub>DD</sub>, 1.8 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, -40°C  $\leq$  T<sub>A</sub>  $\leq$  +125°C, and 1.8 V  $\leq$  V<sub>pull-up</sub>  $\leq$  V<sub>DD</sub> V (unless otherwise noted)

		MIN	NOM MAX	UNIT
f <sub>SCLK</sub>	SCL frequency		0.1	MHz
t <sub>BUF</sub>	Bus free time between stop and start conditions	4.7		μs
t <sub>HDSTA</sub>	Hold time after repeated start	4		μs
t <sub>SUSTA</sub>	Repeated start setup time	4.7		μs
t <sub>susto</sub>	Stop condition setup time	4		μs
t <sub>HDDAT</sub>	Data hold time	0		ns
t <sub>SUDAT</sub>	Data setup time	250		ns
t <sub>LOW</sub>	SCL clock low period	4700		ns
t <sub>HIGH</sub>	SCL clock high period	4000		ns
t <sub>F</sub>	Clock and data fall time		300	ns
t <sub>R</sub>	Clock and data rise time		1000	ns

# 6.7 Timing Requirements: I<sup>2</sup>C Fast Mode

all input signals are timed from VIL to 70% of V<sub>DD</sub>, 1.8 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, -40°C  $\leq$  T<sub>A</sub>  $\leq$  +125°C, and 1.8 V  $\leq$  V<sub>pull-up</sub>  $\leq$  V<sub>DD</sub> V (unless otherwise noted)

		MIN	NOM MAX	UNIT
f <sub>SCLK</sub>	SCL frequency		0.4	MHz
t <sub>BUF</sub>	Bus free time between stop and start conditions	1.3		μs
t <sub>HDSTA</sub>	Hold time after repeated start	0.6		μs
t <sub>SUSTA</sub>	Repeated start setup time	0.6		μs
t <sub>SUSTO</sub>	Stop condition setup time	0.6		μs
t <sub>HDDAT</sub>	Data hold time	0		ns
t <sub>SUDAT</sub>	Data setup time	100		ns
t <sub>LOW</sub>	SCL clock low period	1300		ns
t <sub>HIGH</sub>	SCL clock high period	600		ns
t <sub>F</sub>	Clock and data fall time		300	ns
t <sub>R</sub>	Clock and data rise time		300	ns



# 6.8 Timing Requirements: I<sup>2</sup>C Fast-Mode Plus

all input signals are timed from VIL to 70% of V<sub>DD</sub>, 1.8 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, -40°C  $\leq$  T<sub>A</sub>  $\leq$  +125°C, and 1.8 V  $\leq$  V<sub>pull-up</sub>  $\leq$  V<sub>DD</sub> V (unless otherwise noted)

		MIN	NOM MAX	
f <sub>SCLK</sub>	SCL frequency			MHz
t <sub>BUF</sub>	Bus free time between stop and start conditions	0.5		μs
t <sub>HDSTA</sub>	Hold time after repeated start	0.26		μs
t <sub>SUSTA</sub>	Repeated start setup time	0.26		μs
t <sub>susto</sub>	Stop condition setup time	0.26		μs
t <sub>HDDAT</sub>	Data hold time	0		ns
t <sub>SUDAT</sub>	Data setup time	50		ns
t <sub>LOW</sub>	SCL clock low period	0.5		μs
t <sub>HIGH</sub>	SCL clock high period	0.26		μs
t <sub>F</sub>	Clock and data fall time		120	) ns
t <sub>R</sub>	Clock and data rise time		120	) ns

# 6.9 Timing Requirements: GPI

all input signals are timed from VIL to 70% of V<sub>DD</sub>. 1.8 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  +125°C (unless otherwise noted)

		MIN	NOM N	IAX	UNIT
t <sub>GPIDELAY</sub>	GPI edge to start of operation delay, 1.7 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V <sup>(1)</sup>		2		μs

(1) The maximum value specified for  $t_{\text{GPIDELAY}}$  in the timing table is in addition to 2x SLEW\_RATE for margin-high, low and function generation operations. The maximum value for the total delay is (2xSLEW\_RATE +  $t_{\text{GPIDELAY}}$ ).

# 6.10 Timing Diagram






Figure 6-1. I<sup>2</sup>C Timing Diagram



# 6.11 Typical Characteristics: $V_{DD}$ = 5.5 V (Reference = $V_{DD}$ ) or $V_{DD}$ = 5 V (Internal Reference)




# 6.11 Typical Characteristics: $V_{DD}$ = 5.5 V (Reference = $V_{DD}$ ) or $V_{DD}$ = 5 V (Internal Reference) (continued)






# 6.12 Typical Characteristics: V<sub>DD</sub> = 1.8 V (Reference = V<sub>DD</sub>) or V<sub>DD</sub> = 2 V (Internal Reference)




# 6.12 Typical Characteristics: $V_{DD}$ = 1.8 V (Reference = $V_{DD}$ ) or $V_{DD}$ = 2 V (Internal Reference) (continued)






# 6.13 Typical Characteristics



DAC53701-Q1, DAC43701-Q1 SLASEW8A – OCTOBER 2020 – REVISED SEPTEMBER 2023




# 6.13 Typical Characteristics (continued)






# 6.13 Typical Characteristics (continued)






# 6.13 Typical Characteristics (continued)





# 6.13 Typical Characteristics (continued)






# 7 Detailed Description

# 7.1 Overview

The 10-bit DAC53701-Q1 and 8-bit DAC43701-Q1 (DACx3701-Q1) are a pin-compatible family of automotive, buffered voltage-output, smart digital-to-analog converters (DACs). These smart DACs contain nonvolatile memory (NVM), an internal reference, a PMBus-compatible  $I^2C$  interface, force-sense output, and a general-purpose input. The DACx3701-Q1 operate with either an internal reference or with a power supply as the reference, and provide a full-scale output of 1.8 V to 5.5 V.

These devices communicate through an I<sup>2</sup>C interface, and support I<sup>2</sup>C standard mode (100Kbps), fast mode (400Kbps), and fast-mode plus (1Mbps). These devices also support specific PMBus commands such as *turn on/off, margin high or low*, and more. The GPI input can be configured as a power-down trigger, margin-high-low, and function trigger. The DACx3701-Q1 also include digital slew rate control, and support basic signal generation such as *square*, *ramp*, and *sawtooth* waveforms. These devices can generate pulse-width modulation (PWM) output with the combination of the triangular or sawtooth waveform and the FB pin. These features enable the DACx3701-Q1 to go beyond the limitations of a conventional DAC that depends on a processor to function. Because of processor-less operation and the *smart* feature set, the DACx3701-Q1 are called smart DACs.

The DACx3701-Q1 have a power-on-reset (POR) circuit that makes sure all the registers start with default or user-programmed settings using NVM. The DAC output powers on in high-impedance mode (default); this setting can be programmed to  $10k\Omega$ -GND using NVM.



# 7.2 Functional Block Diagram



# 7.3 Feature Description

## 7.3.1 Digital-to-Analog Converter (DAC) Architecture

The DACx3701-Q1 family of devices consists of string architecture with an output buffer amplifier. Section 7.2 shows the DAC architecture within the block diagram. This DAC architecture operates from a 1.8-V to 5.5-V power supply. These devices consume only 0.2 mA of current when using a 1.8-V power supply. The DAC output pin starts up in high-impedance mode, making these devices an excellent choice for power-supply control applications. To change the power-up mode to  $10k\Omega$ -GND, program the DAC\_PDN bit (address: D1h), and load these bits in the device NVM. The DACx3701-Q1 devices include a *smart* feature set to enable processor-less operation and high-integration. The NVM enables a predictable start up. The GPI triggers the DAC output without the I<sup>2</sup>C interface in the absence of a processor or when the processor or software fails. The integrated functions and the FB pin enable PWM output for control applications. The FB pin enables this device to be used as a programmable comparator. The digital slew rate control and the Hi-Z power-down modes enable a hassle-free voltage margining and function.

#### 7.3.1.1 Reference Selection and DAC Transfer Function

The device writes the input data to the DAC data registers in straight-binary format. After a power-on or a reset event, the device sets all DAC registers to the values set in the NVM.

#### 7.3.1.1.1 Power Supply as Reference

By default, the DACx3701-Q1 operate with the power-supply pin (VDD) as a reference. Equation 1 shows DAC transfer function when the power-supply pin is used as reference. The gain at the output stage is always 1x.

$$V_{OUT} = \frac{DAC\_DATA}{2^{N}} \times V_{DD}$$
(1)

where:

- N is the resolution in bits, either 8 (DAC43701-Q1) or 10 (DAC53701-Q1).
- DAC\_DATA is the decimal equivalent of the binary code that is loaded to the DAC register.
- DAC\_DATA ranges from 0 to 2<sup>N</sup> 1.
- V<sub>DD</sub> is used as the DAC reference voltage.

#### 7.3.1.1.2 Internal Reference

The DACx3701-Q1 also contain an internal reference that is disabled by default. Enable the internal reference by writing 1 to REF\_EN (address D1h). The internal reference generates a fixed 1.21-V voltage (typical). Using DAC\_SPAN (address D1h) bits, gain of  $1.5 \times 2 \times 3 \times 4 \times can$  be achieved for the DAC output voltage (V<sub>OUT</sub>) Equation 2 shows DAC transfer function when the internal reference is used.

$$V_{OUT} = \frac{DAC\_DATA}{2^N} \times V_{REF} \times GAIN$$

where:

- N is the resolution in bits, either 8 (DAC43701-Q1) or 10 (DAC53701-Q1).
- DAC\_DATA is the decimal equivalent of the binary code that is loaded to the DAC register
- DAC\_DATA ranges from 0 to 2<sup>N</sup> 1.
- V<sub>REF</sub> is the internal reference voltage = 1.21 V.
- GAIN = 1.5 ×, 2 ×, 3 ×, or 4 × based on DAC\_SPAN (address D1h) bits.

(2)



## 7.3.2 General-Purpose Input (GPI)

The GPI pin of DACx3701-Q1 enables *processorless* operation. Table 7-1 shows that the GPI pin can be configured to trigger various functions. The GPI\_EN bit in the TRIGGER (Section 7.6.4) register enables or disables the GPI input. The GPI\_CONFIG field in the CONFIG2 (Section 7.6.3) register maps the GPI pin to various functions. The GPI operations are edge-triggered after the device boots up. After the power supply ramps up, the device registers the GPI level and executes the associated command. Use this feature configure the initial output state at power on. By default, the GPI pin is not mapped to any operation. Pull the GPI pin to high or low when not used. When the GPI pin is mapped to a specific function, the corresponding software bit functionality is disabled to avoid a race condition. When the GPI is mapped to margin-high or low trigger function, the output changes dynamically, unlike the behavior with I<sup>2</sup>C-based programming. All other constraints of the functions are applied to the GPI-based trigger.

REGISTER NAME	GPI_EN	GPI_CONFIG	PIN FUNCTION	PIN EDGE	COMMAND
	0	Х	None	Х	No Operation (Default)
	1	000	Power-Up, Down	Rising	Power-Up
	I	000	(Hi-Z)	Falling	Hi-Z Power-Down
-	1	001	Power-Up, Down	Rising	Power-Up
	I	001	(10-kΩ)	Falling	10-kΩ Power-Down
-	1	010	Morgin High Low	Rising	Margin High Trigger
	I	010	Margin-High, Low	Falling	Margin Low Trigger
	1	011	Function Generation	Rising	Start Function Generation
D2h, CONFIG2 and D3h, TRIGGER				Falling	Stop Function Generation
2011, 11.00211		1 100	High-Priority Medical Alarm	Rising	Start High-Priority Medical Alarm
	I			Falling	Stop High-Priority Medical Alarm
	1 101	101	Medium-Priority Medical Alarm	Rising	Start Medium-Priority Medical Alarm
		101		Falling	Stop Medium-Priority Medical Alarm
-	4	110	Low-Priority	Rising	Start Low-Priority Medical Alarm
	I		Medical Alarm	Falling	Stop Low-Priority Medical Alarm
	1 111	111	I <sup>2</sup> C Target	Rising	Enable I <sup>2</sup> C Target Address Update
		Address	Falling	Disable I <sup>2</sup> C Target Address Update	

#### Table 7-1. GPI Configuration



# 7.3.3 DAC Update

The DAC output pin (OUT) is updated at the end of  $I^2C$  DAC write frame.

## 7.3.3.1 DAC Update Busy

The DAC\_UPDATE\_BUSY bit (address D0h) is set to 1 by the device when certain DAC update operations, such as *function generation, transition to margin high or low*, or any of the medical alarms are in progress. When the DAC\_UPDATE\_BUSY bit is set to 1, do not write to any of the DAC registers. After the DAC update operation is completed (DAC\_UPDATE\_BUSY = 0), any of the DAC registers can be written.

#### 7.3.4 Nonvolatile Memory (EEPROM or NVM)

The DACx3701-Q1 contain nonvolatile memory (NVM) bits. These memory bits are user-programmable and erasable, and retain the set values in the absence of a power supply. All the register bits shown in Table 7-2 can be stored in the device NVM by setting NVM\_PROG = 1 (address D3h). The NVM\_BUSY bit (address D0h) is set to 1 by device when a NVM write or reload operation is ongoing. During this time, the device blocks all write operations to the device. The NVM\_BUSY bit is set to 0 after the write or reload operation is complete; at this point, all write operations to the device are allowed. The default value for all the registers in the DACx3701-Q1 is loaded from NVM as soon as a POR event is issued. Do not perform a read operation from the DAC register while NVM\_BUSY = 1.

The DACx3701-Q1 also implement NVM\_RELOAD bit (address D3h). Set this bit to 1 for the device to start an NVM reload operation. After the operation is complete, the device autoresets this bit to 0. During the NVM\_RELOAD operation, the NVM\_BUSY bit is set to 1.

REGISTER ADDRESS	REGISTER NAME	BIT ADDRESS	BIT NAME
		13	DEVICE_LOCK
		11:9	CODE_STEP
D1h	GENERAL_CONFIG	8:5	SLEW_RATE
Dill	GENERAL_CONFIG	4:3	DAC_PDN
		2	REF_EN
		1:0	DAC_SPAN
	CONFIG2	15:14	TARGET_ADDRESS
		13:11	GPI_CONFIG
D2h		5:4	INTERBURST_TIME
		3:2	PULSE_OFF_TIME
		1:0	PULSE_ON_TIME
D3h	TRIGGER	10	GPI_EN
21h	DAC_DATA	11:2	DAC_DATA
25h	DAC_MARGIN_HIGH	11:4	MARGIN_HIGH (8 most significant bits)
26h	DAC_MARGIN_LOW	11:4	MARGIN_LOW (8 most significant bits)



#### 7.3.4.1 NVM Cyclic Redundancy Check

The DACx3701-Q1 implement a cyclic redundancy check (CRC) feature for the device NVM to make sure that the data stored in the device NVM is uncorrupted. There are two types of CRC alarm bits implemented in DACx3701-Q1:

- NVM CRC ALARM USER
- NVM\_CRC\_ALARM\_INTERNAL

The NVM\_CRC\_ALARM\_USER bit indicates the status of user-programmable NVM bits, and the NVM\_CRC\_ALARM\_INTERNAL bit indicates the status of internal NVM bits The CRC feature is implemented by storing a 10-Bit CRC (CRC-10-ATM) along with the NVM data each time NVM program operation (write or reload) is performed and during the device start up. The device reads the NVM data and validates the data with the stored CRC. The CRC alarm bits (NVM\_CRC\_ALARM\_USER and NVM\_CRC\_ALARM\_INTERNAL address D0h) report any errors after the data are read from the device NVM.

# 7.3.4.2 NVM\_CRC\_ALARM\_USER Bit

A logic 1 on NVM\_CRC\_ALARM\_USER bit indicates that the user-programmable NVM data are corrupt. During this condition, all registers in the DAC are initialized with factory reset values, and any DAC registers can be written to or read from. To reset the alarm bits to 0, issue a software reset (see Section 7.3.7) command, or cycle power to the DAC. A power cycle also reloads the user-programmable NVM bits. In case of NVM data corruption, program the NVM again.

# 7.3.4.3 NVM\_CRC\_ALARM\_INTERNAL Bit

A logic 1 on NVM\_CRC\_ALARM\_INTERNAL bit indicates that the internal NVM data are corrupt. During this condition, all registers in the DAC are initialized with factory reset values, and any DAC registers can be written to or read from. In case of a temporary failure, to reset the alarm bits to 0, issue a software reset (see *Section* 7.3.7) command or cycle power to the DAC.



#### 7.3.5 Programmable Slew Rate

When the DAC data registers are written, the voltage on DAC output ( $V_{OUT}$ ) immediately transitions to the new code following the slew rate and settling time specified in the *Electrical Characteristics*. The slew rate control feature controls the rate at which the output voltage ( $V_{OUT}$ ) changes. When this feature is enabled (using SLEW\_RATE[3:0] bits), the DAC output changes from the current code to the code in MARGIN\_HIGH (address 25h) or MARGIN\_LOW (address 26h) registers (when margin high or low commands are issued to the DAC) using the step and rate set in CODE\_STEP and SLEW\_RATE bits. With the default slew rate control setting (CODE\_STEP and SLEW\_RATE bits, address D1h), the output changes smoothly at a rate limited by the output drive circuitry and the attached load. Using this feature, the output steps digitally at a rate defined by bits CODE\_STEP and SLEW\_RATE on address D1h. SLEW\_RATE defines the rate at which the digital slew updates; CODE\_STEP defines the amount by which the output value changes at each update. Table 7-3 and Table 7-4 show different settings for CODE STEP and SLEW\_RATE.

REGISTER ADDRESS AND NAME	CODE_STEP[2]	CODE_STEP[1]	CODE_STEP[0]	COMMENT			
	0	0	0	Code step size = 1 LSB (default)			
	0	0	1	Code step size = 2 LSB			
	0	1	0	Code step size = 3 LSB			
D1h, GENERAL_CONFIG	0	1	1	Code step size = 4 LSB			
	1	0	0	Code step size = 6 LSB			
	1	0	1	Code step size = 8 LSB			
	1	1	0	Code step size = 16 LSB			
	1	1	1	Code step size = 32 LSB			

#### Table 7-3. Code Step

REGISTER ADDRESS AND NAME	SLEW_RATE[3]	SLEW_RATE[2]	SLEW_RATE[1]	SLEW_RATE[0]	TIME PERIOD (PER STEP)			
	0	0	0	0	25.6 µs			
	0	0	0	1	32 µs			
	0	0	1	0	38.4 µs			
	0	0	1	1	44.8 µs			
	0	1	0	0	204.8 µs			
	0	1	0	1	256 µs			
	0	1	1	0	307.2 µs			
D1h, GENERAL_CONFIG	0	1	1	1	819.2 μs			
DIII, GENERAL_CONFIG	1	0	0	0	1638.4 µs			
	1	0	0	1	2457.6 µs			
	1	0	1	0	3276.8 µs			
	1	0	1	1	4915.2 µs			
	1	1	0	0	12 µs			
	1	1	0	1	8 µs			
	1	1	1	0	4 µs			
	1	1	1	1	0 μs, no slew (default)			

When the slew rate control feature is used, the output changes happen at the programmed slew rate. This configuration results in a staircase formation at the output. Do not write to CODE\_STEP, SLEW\_RATE, or DAC\_DATA during the output slew.

#### Copyright © 2023 Texas Instruments Incorporated



# 7.3.6 Power-On Reset (POR)

The DACx3701-Q1 family of devices includes a power-on reset (POR) function that controls the output voltage at power up. After the  $V_{DD}$  supply has been established, a POR event is issued. The POR causes all registers to initialize to default values, and communication with the device is valid only after a 30-ms, POR delay. The default value for all the registers in the DACx3701-Q1 is loaded from NVM as soon as the POR event is issued.

When the device powers up, a POR circuit sets the device to the default mode. The POR circuit requires specific  $V_{DD}$  levels, as indicated in Figure 7-1, to make sure that the internal capacitors discharge and reset the device on power up. To make sure that a POR occurs,  $V_{DD}$  must be less than 0.7 V for at least 1 ms. When  $V_{DD}$  drops to less than 1.65 V, but remains greater than 0.7 V (shown as the undefined region), the device may or may not reset under all specified temperature and power-supply conditions. In this case, initiate a POR. When  $V_{DD}$  remains greater than 1.65 V, a POR does not occur.




Figure 7-1. Threshold Levels for the  $V_{DD}$  POR Circuit

# 7.3.7 Software Reset

To initiate a device software reset event, write the reserved code 1010 to the SW\_RESET (address D3h). A software reset initiates a POR event.


# 7.3.8 Device Lock Feature

The DACx3701-Q1 implement a device lock feature that prevents an accidental or unintended write to the DAC registers. The device locks all the registers when the DEVICE\_LOCK bit (address D1h) is set to 1. To bypass the DEVICE\_LOCK setting, write 0101 to the DEVICE\_UNLOCK\_CODE bits (address D3h).



## 7.3.9 PMBus Compatibility

The PMBus protocol is an I<sup>2</sup>C-based communication standard for power-supply management. PMBus contains standard command codes tailored to power-supply applications. The DACx3701-Q1 implement some PMBus commands such as *Turn Off, Turn On, Margin Low, Margin High, Communication Failure Alert Bit (CML)*, as well as *PMBUS revision*. Figure 7-2 shows typical PMBus connections. The EN\_PMBUS bit (Bit 12, address D1h) must be set to 1 to enable the PMBus protocol.





Similar to I<sup>2</sup>C, PMBus is a variable length packet of 8-bit data bytes, each with a receiver acknowledge, wrapped between a start bit and a stop bit. The first byte is always a 7-bit *target address* followed by a *write* bit, sometimes called the *even address* that identifies the intended receiver of the packet. The second byte is an 8-bit *command* byte, identifying the PMBus command being transmitted using the respective command code. After the command byte, the transmitter either sends data associated with the command to write to the receiver command register (from most significant byte to least significant byte), or sends a new start bit indicating the desire to read the data associated with the command register from the receiver. Then the receiver transmits the data following the same most significant byte first format (see Table 7-8).



# 7.4 Device Functional Modes

## 7.4.1 Power Down Mode

The DACx3701-Q1 output amplifier and internal reference can be independently powered down through the DAC\_PDN bits (address D1h). At power up, the DAC output and the internal reference are disabled by default. In power-down mode, the DAC output (OUT pin) is in a high-impedance state. To change this state to  $10k\Omega$ -A<sub>GND</sub> (at power up), use the DAC\_PDN bits (address D1h).

The DAC power-up state can be programmed to any state (power-down or normal mode) using the NVM. Table 7-5 shows the DAC power-down bits.

REGISTER ADDRESS AND NAME	DAC_PDN[1]	DAC_PDN[0]	DESCRIPTION
	0	0	Power up
D1h, GENERAL_CONFIG	0	1	Power down to 10 $k\Omega$
	1	0	Power down to high impedance (HiZ) (default)
	1	1	Power down to 10 $k\Omega$

#### Table 7-5. DAC Power-Down Bits

#### 7.4.2 Continuous Waveform Generation (CWG) Mode

The DACx3701-Q1 implement a continuous waveform generation feature. To set the device to this mode, set the START\_FUNC\_GEN (address D3h) to 1. In this mode, the DAC output pin (OUT) generates a continuous waveform based on the FUNC\_CONFIG bits (address D1h). Table 7-6 shows the continuous waveforms that can be generated in this mode. The following equations show the frequency of the waveform depends on the resistive and capacitive load on the OUT pin, high and low codes, and slew rate settings.

$$f_{SQUARE} = \frac{1}{2 \times SLEW\_RATE}$$
(3)

$$f_{SAWTOOTH} = \frac{1}{SLEW_RATE \times CEILING\left(\frac{MARGIN_HIGH - MARGIN_LOW}{CODE_STEP} + 1\right)}$$
(4)

$$f_{TRIANGLE} = \frac{1}{2 \times SLEW_RATE \times CEILING\left(\frac{MARGIN_HIGH - MARGIN_LOW}{CODE_STEP}\right)}$$
(5)

where:

- SLEW\_RATE is the programmable DAC slew rate specified in Table 7-4.
- MARGIN\_HIGH and MARGIN\_LOW are the programmable DAC codes.
- CODE\_STEP is the programmable DAC step code in Table 7-3.
- CEILING is a function that returns the smallest integer value which is greater than or equal to the specified number.

The accuracy of the waveform frequencies depend on the accuracy of the internal oscillator. The DACx3701-Q1 support a calibration option to get the best oscillator frequency accuracy. The DAC-MARGIN-HIGH[11:4] register bits store the oscillator accuracy in the NVM in 2's compliment format. Any overwrite to these NVM bits clears this information permanently. The stored error resolution is 0.15% per LSB. Equation 6 calculates the percentage frequency error.

$$f_{ERROR}(\%) = DAC\_MARGIN\_HIGH[11:4] \times 0.15$$

(6)



Table 7-6. FUNC_CONFIG bits						
REGISTER ADDRESS AND NAME	FUNC_CONFIG[1]	FUNC_CONFIG[0]	DESCRIPTION			
	0	0	Generates a triangle wave between MARGIN_HIGH (address 25h) code to MARGIN_LOW (address 26h) code with the slope defined by the SLEW_RATE and CODE_STEP (address D1h) bits.			
D1h, GENERAL CONFIG	0	1	Generates a sawtooth wave between MARGIN_HIGH (address 25h) code to MARGIN_LOW (address 26h) code, with the rising slope defined by the SLEW_RATE and CODE_STEP (address D1h) bits and immediate falling edge.			
D III, GENERAL_CONFIG	1	0	Generates a sawtooth wave between MARGIN_HIGH (address 25h) code to MARGIN_LOW (address 26h) code, with the falling slope defined by the SLEW_RATE and CODE_STEP (address D1h) bits and immediate rising edge.			
	1	1	Generates a square wave between MARGIN_HIGH (address 25h) code to MARGIN_LOW (address 26h) code with the pulse high and low period defined by the SLEW_RATE (address D1h) bits.			

# 7.4.3 PMBus Compatibility Mode

The DACx3701-Q1 I<sup>2</sup>C interface implements some of the PMBus commands. Table 7-7 shows the supported PMBus commands that are implemented in DACx3701-Q1.The DAC uses MARGIN\_LOW (address 26h), MARGIN\_HIGH (address 25h) bits, SLEW\_RATE, and CODE\_STEP bits (address D1h) for PMBUS\_OPERATION\_CMD. The EN\_PMBUS bit (Bit 12, address D1h) must be set to 1 to enable the PMBus protocol.

# Table 7-7. PMBus Operation Commands

REGISTER ADDRESS AND NAME	PMBUS_OPERATION_CMD[15:8]	DESCRIPTION
	00h	Turn off
01h, PMBUS OPERATION	80h	Turn on
UTIL, FMB03_OFERATION	94h	Margin low
	A4h	Margin high

The DACx3701-Q1 also implement PMBus features such as group command protocol and communication time-out failure. The CML bit (address 78h) indicates a communication fault in the PMBus. This bit is reset by writing 1.

To get the PMBus version, read the PMBUS\_VERSION bits (address 98h).



# 7.5 Programming

The DACx3701-Q1 devices have a 2-wire serial interface, SCL and SDA (see the pin diagram in Section 5). The  $I^{2}C$  bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus is idle, both SDA and SCL lines are pulled high. All the  $I^{2}C$ -compatible devices connect to the  $I^{2}C$  bus through the open drain I/O pins, SDA and SCL.

The I<sup>2</sup>C specification states that the device that controls communication is called a *controller*, and the devices that are controlled by the controller are called *targets*. The controller device generates the SCL signal. The controller device also generates special timing conditions (start condition, repeated start condition, and stop condition) on the bus to indicate the start or stop of a data transfer. Device addressing is completed by the controller. The controller device on an I<sup>2</sup>C bus is typically a microcontroller or digital signal processor (DSP). The DACx3701-Q1 family operates as a target device on the I<sup>2</sup>C bus. A target device acknowledges controller commands, and upon controller control, receives or transmits data.


Typically, theDACx3701-Q1 family operates as a target receiver. A controller device writes to the DACx3701-Q1, a target receiver. However, if a controller device requires the DACx3701-Q1 internal register data, the DACx3701-Q1 operate as a target transmitter. In this case, the controller device reads from the DACx3701-Q1. According to I<sup>2</sup>C terminology, read and write refer to the controller device.

The DACx3701-Q1 family is a target and supports the following data transfer modes:

- Standard mode (100Kbps)
- Fast mode (400Kbps)
- Fast-mode plus (1.0Mbps)

The data transfer protocol for standard and fast modes is exactly the same; therefore, both modes are referred to as *F/S-mode* in this document. The fast-mode plus protocol is supported in terms of data transfer speed, but not output current. The low-level output current is 3 mA; similar to the case of standard and fast modes. The DACx3701-Q1 family supports 7-bit addressing. The 10-bit addressing mode is not supported. The device supports the general call reset function. Sending the following sequence initiates a software reset within the device: start or repeated start, 0x00, 0x06, stop. The reset is asserted within the device on the rising edge of the ACK bit, following the second byte.

Other than specific timing signals, the I<sup>2</sup>C interface works with serial bytes. At the end of each byte, a ninth clock cycle generates and detects an acknowledge signal. An acknowledge is when the SDA line is pulled low during the high period of the ninth clock cycle. Figure 7-3 shows that a not-acknowledge is when the SDA line is left high during the high period of the ninth clock cycle.







# 7.5.1 F/S Mode Protocol

The following steps explain a complete transaction in F/S mode.

- The controller initiates data transfer by generating a start condition. Figure 7-4 shows that he start condition is when a high-to-low transition occurs on the SDA line while SCL is high. All I<sup>2</sup>C-compatible devices recognize a start condition.
- 2. The controller then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit (R/W) on the SDA line. During all transmissions, the controller makes sure that data are valid. Figure 7-5 shows that a valid data condition requires the SDA line to be stable during the entire high period of the clock pulse. All devices recognize the address sent by the controller and compare the address to the respective internal fixed address. Only the target device with a matching address generates an acknowledge by pulling the SDA line low during the entire high period of the 9th SCL cycle (see Figure 7-3). When the controller detects this acknowledge, the communication link with a target has been established.
- 3. The controller generates further SCL cycles to transmit (R/W bit 0) or receive (R/W bit 1) data to the target. In either case, the receiver must acknowledge the data sent by the transmitter. The acknowledge signal can be generated by the controller or by the target, depending on which is the receiver. The 9-bit valid data sequences consists of 8-data bits and 1 acknowledge-bit, and can continue as long as necessary.
- 4. Figure 7-4 shows that to signal the end of the data transfer, the controller generates a stop condition by pulling the SDA line from low-to-high while the SCL line is high. This action releases the bus and stops the communication link with the addressed target. All I<sup>2</sup>C-compatible devices recognize the stop condition. Upon receipt of a stop condition, the bus is released, and all target devices then wait for a start condition followed by a matching address.




Figure 7-4. Start and Stop Conditions




Figure 7-5. Bit Transfer on the I<sup>2</sup>C Bus




## 7.5.2 I<sup>2</sup>C Update Sequence

For a single update, the DACx3701-Q1 require a start condition, a valid I<sup>2</sup>C address byte, a command byte, and two data bytes. Table 7-8 lists the update sequence.

	MSB		LSB	ACK	MSB		LSB	ACK	MSB		LSB	ACK	MSB		LSB	ACK
	Address (A) byte Section 7.5.2.1					mmand b ction 7.5.	,		Data	byte - N	ISDB		Data byte - LSDB			
	DB [31:24]				0	DB [23:16	6]		DB [15:8]							

After each byte is received, the DACx3701-Q1 family acknowledges the byte by pulling the SDA line low during the high period of a single clock pulse. Figure 7-6 shows the I<sup>2</sup>C bus protocol. These four bytes and acknowledge cycles make up the 36 clock cycles required for a single update to occur. A valid I<sup>2</sup>C address byte selects the DACx3701-Q1 devices.



#### Figure 7-6. I<sup>2</sup>C Bus Protocol

The command byte sets the operating mode of the selected DACx3701-Q1 device. For a data update to occur when the operating mode is selected by this byte, the DACx3701-Q1 device must receive two data bytes: the most significant data byte (MSDB) and least significant data byte (LSDB). The DACx3701-Q1 device performs an update on the falling edge of the acknowledge signal that follows the LSDB.

When using fast mode (clock = 400 kHz), the maximum DAC update rate is limited to 10 kSPS. Using the fast-mode plus (clock = 1 MHz), the maximum DAC update rate is limited to 25 kSPS. When a stop condition is received, the DACx3701-Q1 device releases the  $I^2C$  bus and awaits a new start condition.



#### 7.5.2.1 Address Byte

The following tables shows the address byte, which is the first byte received following the start condition from the controller device. The first five bits (MSBs) of the address are factory preset to 10010. The next two bits of the address are controlled by the TARGET\_ADDRESS field in the CONFIG2 register. Follow the procedure described in the next section to configure the target address. The possible target addresses using these bits are also shown in the next section.

COMMENT		MSB											
—	AD6	AD5	AD4	AD3	AD2	AD1	AD0	R/ W					
General address	1	0	0	1	0	See Tab (target addre		0 or 1					
Broadcast address	1	0	0	0	1	1	1	0					

#### Table 7-9. Address Byte

The DACx3701-Q1 family supports broadcast addressing, which can be used for synchronously updating or powering down multiple DACx3701-Q1 devices. The DACx3701-Q1 family is designed to work with other members of the family to support multichip synchronous updates. Using the broadcast address, the DACx3701-Q1 devices respond regardless of the states of the TARGET\_ADDRESS bits. Broadcast is only supported in write mode.

#### 7.5.2.1.1 Target Address Configuration

This section provides the step by step procedure to configure the I<sup>2</sup>C target addresses for up to four DACs. Use the broadcast address for all the steps.

- 1. Set GPI pin to 0b for all devices.
- 2. Set GPI\_CONFIG in the CONFIG2 register to 111b.
- 3. Set GPI\_EN in the TRIGGER register to 1b.
- 4. Set the GPI pin to logic high for the device to be configured.
- 5. Write data to TARGET\_ADDRESS bit field in the CONFIG2 register. Only the device with GPI pin logic high updates the TARGET\_ADDRESS setting passed in the command. Make sure that the rest of the devices on the same I<sup>2</sup>C bus have the respective GPI pins set to logic low during this process.
- 6. Toggle the GPI pin of the device bring programmed to logic low.
- 7. Repeat steps (1) through (6) above to program the I2C target addresses to all the devices on the bus.
- 8. Set GPI\_EN to 0b.
- 9. Change GPI\_CONFIG to 000b.
- 10. Trigger NVM write operation.

The devices are now ready for use.

TARGET ADDRESS	TARGET_ADDRESS FIELD IN CONFIG2 REGISTER											
1001000	00 (default)											
1001001	01											
1001010	10											
1001011	11											

#### Table 7-10. Address Format

## 7.5.2.2 Command Byte

Table 7-11 lists the command byte addresses.

Table 7-11. Co	ommand Byte (Register Names)
ADDRESS	REGISTER NAME
D0h	STATUS
D1h	GENERAL_CONFIG
D2h	CONFIG2
D3h	TRIGGER
21h	DAC_DATA
25h	DAC_MARGIN_HIGH
26h	DAC_MARGIN_LOW
01h	PMBUS_OPERATION
78h	PMBUS_STATUS_BYTE
98h	PMBUS_VERSION

#### 7.5.3 I<sup>2</sup>C Read Sequence

To read any register the following command sequence must be used:

- 1. Send a start or repeated start command with a target address and the R/ W bit set to 0 for writing. The device acknowledges this event.
- 2. Send a command byte for the register to be read. The device acknowledges this event again.
- 3. Send a repeated start with the target address and the R/ W bit set to 1 for reading. The device acknowledges this event.
- 4. The device writes the MSDB byte of the addressed register. The controller must acknowledge this byte.
- 5. Finally, the device writes out the LSDB of the register.

An alternative reading method allows for reading back the value of the last register written. The sequence is a start or repeated start with the target address and the R/ $\overline{W}$  bit set to 1, and the two bytes of the last register are read out.

The broadcast address cannot be used for reading.

•																					
s	MSB		R/ W (0)	ACK	MSB		LSB	ACK	Sr	MSB		R/ W (1)	ACK	MSB		LSB	АСК	MSB		LSB	АСК
	Address Byte Section 7.5.2.1				1		l Byte . <mark>5.2.2</mark>		Sr			Byte . <mark>5.2.1</mark>		Ν	ISD	3		L	SDE	3	
	From controller		Target	From	cont	troller	Target		From controller		Target	From target		Controller	From target		Controller				

Table 7-12. Read Sequence



# 7.6 Register Map

	Table 7-13. Register Map																
ADDRESS			MOST	SIGNIFICANT	DATA BYTE (	MSDB)			LEAST SIGNIFICANT DATA BYTE (LSDB)								
ADDRESS	BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
D0h	NVM_CRC_ ALARM_ USER	NVM_CRC_ ALARM_ INTERNAL	NVM_BUSY	DAC_ UPDATE_ BUSY		X <sup>(1)</sup> DEVICE_ID									VERSI	ON_ID	
D1h	FUNC_CONFIG DEVICE_LOCK EN_PMBUS CODE_STEP							SLEW	_RATE		DAC_	DAC_SPAN					
D2h	TARGET_	ADDRESS		GPI_CONFIG				RESERVED					FB.	_IMP			
D3h		DEVICE_UN	LOCK_CODE		х	GPI_EN	DEVICE_ CONFIG_ RESET	START_ FUNC_ GEN	PMBUS_ MARGIN_ HIGH	PMBUS_ MARGIN_ LOW	NVM_ RELOAD	NVM_ PROG		SW_RESET			
21h			Х			DAC_DATA[9:0] (10-Bit) or DAC_DATA[7:0] (8-Bit)								Х			
25h			Х					MARGIN_HIG	H[9:0] (10-Bit)	or MARGIN_HI	GH[7:0] (8-Bit)				)	(	
26h	X MARGIN_								V_LOW[9:0] (10-Bit) or MARGIN_LOW[7:0] (8-Bit) X							(	
01h	PMBUS_OPERATION_CMD								Not available								
78h	X CML X							X	Not available								
98h	PMBUS_VERSION									Not available							

(1) X = Don't care.

#### Table 7-14. Register Names

ADDRESS	REGISTER NAME	SECTION
D0h	STATUS	Section 7.6.1
D1h	GENERAL_CONFIG	Section 7.6.2
D2h	CONFIG2	Section 7.6.3
D3h	TRIGGER	Section 7.6.4
21h	DAC_DATA	Section 7.6.5
25h	DAC_MARGIN_HIGH	Section 7.6.6
26h	DAC_MARGIN_LOW	Section 7.6.7
01h	PMBUS_OPERATION	Section 7.6.8
78h	PMBUS_STATUS_BYTE	Section 7.6.9
98h	PMBUS_VERSION	Section 7.6.10



Access Type	Code	Description
х	X	Don't care
Read Type		
R	R	Read
Write Type	1	1
W	W	Write
Reset or Default \	/alue	
-n		Value after reset or the default value

# Table 7-15. Access Type Codes



# 7.6.1 STATUS Register (address = D0h) [reset = 000Ch or 0014h]

	Figure 7-7. STATUS Register													
15	14	11	10	9	8	7	6	5	4	3	2	1	0	
NVM_CRC_ ALARM_ USER	NVM_CRC_ ALARM_ INTERNAL	NVM_ BUSY	DAC_ UPDATE_ BUSY		Х						DEVI	CE_ID	VERSION_ID	
R-0	R-0	R-0	R-0		X-00h							: R-3h R-5h	R-	-00

#### Table 7-16. STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	NVM_CRC_ALARM_USER	R	0	0: No CRC error in user NVM bits 1: CRC error in user NVM bits
14	NVM_CRC_ALARM_INTERNAL	R	0	0: No CRC error in internal NVM 1: CRC error in internal NVM bits
13	NVM_BUSY	R	0	0: NVM write or load completed, Write to DAC registers allowed 1: NVM write or load in progress, Write to DAC register map not allowed
12	DAC_UPDATE_BUSY	R	0	0: DAC outputs updated, Write to DAC registers allowed 1: DAC outputs update in progress, Write to DAC register map not allowed
11:6	X	Х	00h	Don't care
5:2	DEVICE_ID	R	DAC53701-Q1: 3h DAC43701-Q1: 5h	Device identifier: DAC53701-Q1: 3h DAC43701-Q1: 5h
1:0	VERSION_ID	R	00	Silicon version identifier. This field can have a different value based on the silicon revision.

# 7.6.2 GENERAL\_CONFIG Register (address = D1h) [reset = 01F0h]

#### Figure 7-8. GENERAL\_CONFIG Register

				•				_		•					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FUNC_ CONFIG		DEVICE_ LOCK	EN_ PMBUS	CC	DE_ST	ΈP		SLEW	_RATE		DAC_	PDN	REF_EN	DAC_	SPAN
R/ W-00		R/W-0	R/W-0	I	R/₩-000	C		R/V	7-Fh		R/W	-10h	R/W-0	R/W	7-00

# Table 7-17. GENERAL\_CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:14	FUNC_CONFIG	R/₩	00	<ul> <li>00: Generates a triangle wave between MARGIN_HIGH (address 25h) code to MARGIN_LOW (address 26h) code with slope defined by SLEW_RATE and CODE_STEP bits.</li> <li>01: Generates Saw-Tooth wave between MARGIN_HIGH (address 25h) code to MARGIN_LOW (address 26h) code, with rising slope defined by SLEW_RATE and CODE_STEP bits and immediate falling edge.</li> <li>10: Generates Saw-Tooth wave between MARGIN_HIGH (address 25h) code to MARGIN_LOW (address 26h) code, with falling slope defined by SLEW_RATE and CODE_STEP bits and immediate falling edge.</li> <li>10: Generates Saw-Tooth wave between MARGIN_HIGH (address 25h) code to MARGIN_LOW (address 26h) code, with falling slope defined by SLEW_RATE and CODE_STEP bits and immediate rising edge.</li> <li>11: Generates a square wave between MARGIN_HIGH (address 25h) code to MARGIN_LOW (address 26h) code with pulse high and low period defined by SLEW_RATE bits.</li> </ul>
13	DEVICE_LOCK	R/W	0	0: Device not locked 1: Device locked, the device locks all the registers. This bit can be overwritten (unlock device) by writing 0101 to the DEVICE_UNLOCK_CODE bits (address D3h)

#### Copyright © 2023 Texas Instruments Incorporated



#### Table 7-17. GENERAL\_CONFIG Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
12	EN_PMBUS	R/W	0	0: PMBus mode disabled 1: PMBus mode enabled
11:9	CODE_STEP	R/W	000	Code step for programmable slew rate control. 000: Code step size = 1 LSB (default) 001: Code step size = 2 LSB 010: Code step size = 3 LSB 011: Code step size = 4 LSB 100: Code step size = 6 LSB 101: Code step size = 8 LSB 110: Code step size = 16 LSB 111: Code step size = 32 LSB
8:5	SLEW_RATE	R/W	Fh	Slew rate for programmable slew rate control. $0000: 25.6 \ \mu s \ (per step)$ $0001: 32 \ \mu s \ (per step)$ $0010: 38.4 \ \mu s \ (per step)$ $0011: 44.8 \ \mu s \ (per step)$ $0100: 204.8 \ \mu s \ (per step)$ $0101:256 \ \mu s \ (per step)$ $0101:256 \ \mu s \ (per step)$ $0111: 819.2 \ \mu s \ (per step)$ $1000: 1.6384 \ m s \ (per step)$ $1001: 2.4576 \ m s \ (per step)$ $1011: 4.9152 \ m s \ (per step)$ $1011: 4.9152 \ m s \ (per step)$ $1101: 8 \ \mu s \ (per step)$ $1101: 8 \ \mu s \ (per step)$ $1110: 12 \ \mu s \ (per step)$ $1111: No slew \ (default)$
4:3	DAC_PDN	R/W	10	00: Power up 01: Power down to 10 kΩ 10: Power down to high impedance (default) 11: Power down to 10 kΩ
2	REF_EN	R/W	0	0: Internal reference disabled, $V_{DD}$ is DAC reference voltage, DAC output range from 0 V to $V_{DD}$ . 1: Internal reference enabled, DAC reference = 1.21 V, DAC output range is a function of DAC_SPAN.
1:0	DAC_SPAN	R/W	00	Only applicable when internal reference is enabled. 00: Reference to $V_{OUT}$ gain = 1.5 × 01: Reference to $V_{OUT}$ gain = 2 × 10: Reference to $V_{OUT}$ gain = 3 × 11: Reference to $V_{OUT}$ gain = 4 ×



# 7.6.3 CONFIG2 Register (address = D2h) [reset = device-specific]

	Figure 7-9. CONFIG2 Register															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TARGET_	ADDRESS	GI	PI_CONF	IG		R	ESERVE	Ð		FB_IMP					
R/W-00				R/W-000		I	R/W-00h	า			R	/W-devid	ce-speci	fic		

#### Table 7-18. CONFIG2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:14	TARGET_ADDRESS	R/W	00	AD1-AD0 of target address as per Table 7-10
13:11	GPI_CONFIG	Refer to Table 7-1 for the GPI configuration		
10:6	RESERVED	R/W	00h	Reserved.
5:0	FB_IMP	R/W	Device- specific	These register bits store the measured error of the dc impedance from the FB pin to ground with respect to the typical value, for internal reference with gains $3 \times$ and $4 \times$ . This value is stored in the NVM. An overwrite to these NVM bits clears this information permanently. The error resolution is 1% and the measurement accuracy is ±2%.



## 7.6.4 TRIGGER Register (address = D3h) [reset = 0008h]

	Figure 7-10. TRIGGER Register														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DEVIO	CE_UNI	_OCK_(	CODE	Х	GPI_ EN	DEVICE_ CONFIG_ RESET	START_ FUNC_ GEN	PMBUS_ MARGIN_ HIGH	PMBUS_ MARGIN_ LOW	NVM_ RELOAD	NVM_ PROG	S	SW_R	ESET	-
W-0h				X-0	R/W-0	<del>W</del> -0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		W-	8h	

### Table 7-19. TRIGGER Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	DEVICE_UNLOCK_CODE	W	0h	Write 0101 to unlock the device to bypass DEVICE_LOCK bit.
11	X	Х	0	Don't care
10	GPI_EN	R/W	0	0: GPI disabled 1: GPI enabled
9	DEVICE_CONFIG_RESET	W	0	<ul><li>0: Device configuration reset not initiated</li><li>1: Device configuration reset initiated. All registers loaded with factory reset values.</li></ul>
8	START_FUNC_GEN	R/W	0	0: Continuous waveform generation mode disabled 1: Continuous waveform generation mode enabled, device generates continuous waveform based on FUNC_CONFIG (address D1h), MARGIN_LOW (address 26h), MARGIN_HIGH (address 25h), and SLEW_RATE and CODE_STEP (address D1h) bits.
7	PMBUS_MARGIN_HIGH	R/W	0	0: PMBus margin high command not initiated 1: PMBus margin high command initiated, DAC output margins high to MARGIN_HIGH code (address 25h). This bit automatically resets to 0 after the DAC code reaches MARGIN_HIGH value.
6	PMBUS_MARGIN_LOW	R/W	0	0: PMBus margin low command not initiated 1: PMBus margin low command initiated, DAC output margins low to MARGIN_LOW code (address 26h). This bit automatically resets to 0 after the DAC code reaches MARGIN_LOW value.
5	NVM_RELOAD	R/W	0	0: NVM reload not initiated 1: NVM reload initiated, applicable DAC registers loaded with corresponding NVM. NVM_BUSY bit set to 1 which this operation is in progress This bit self-resets.
4	NVM_PROG	R/W	0	0: NVM write not initiated 1: NVM write initiated, NVM corresponding to applicable DAC registers loaded with existing register settings. NVM_BUSY bit set to 1 which this operation is in progress. This bit self-resets.
3:0	SW_RESET	W	8h	1000: Software reset not initiated 1010: Software reset initiated, DAC registers loaded with corresponding NVMs, all other registers loaded with default settings.



## 7.6.5 DAC\_DATA Register (address = 21h) [reset = 0000h]

# Figure 7-11. DAC\_DATA Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X DAC_DATA[9:0] / DAC_DATA[7:0] – MSB Left aligned												)	x		
	Х-	0h						R/W-	000h					Х-	·00

#### Table 7-20. DAC\_DATA Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	x	Х	0h	Don't care
11:2	DAC_DATA[9:0] / DAC_DATA[7:0]	R/W	000h	Writing to the DAC_DATA register forces the respective DAC channel to update the active register data to the DAC_DATA. Data are in straight binary format and use the following format: DACx3701-Q1: {DATA[9:0]} DACx3701-Q1: {DATA[7:0], X, X} X = Don't care bits
1:0	x	Х	00	Don't care



# 7.6.6 DAC\_MARGIN\_HIGH Register (address = 25h) [reset = device-specific]

	Figure 7-12. DAC_MARGIN_HIGH Register														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	)	X			MARGIN_HIGH[9:0] / MARGIN_HIGH[7:0] – MSB Left aligned										
	Х-	0h		R/W-device-specific										X-	-00

#### Table 7-21. DAC\_MARGIN\_HIGH Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	X	х	0h	Don't care
11:2	MARGIN_HIGH[9:0] / MARGIN_HIGH[7:0] – MSB Left aligned	R/W	Device- specific	Margin high code for DAC output. Data are in straight binary format and use the following format: DACx3701-Q1: {MARGIN_HIGH[[9:0]} DACx3701-Q1: {MARGIN_HIGH[[7:0], X, X} X = Don't care bits The MARGIN_HIGH[7:0] bits store the oscillator frequency error for every device with 0.15%/LSB resolution in the NVM. An overwrite to this NVM field clears the error information permanently. See Section 7.4.2 for the error calculation.
1:0	X	Х	00	Don't care

#### 7.6.7 DAC\_MARGIN\_LOW Register (address = 26h) [reset =device-specific]

	Figure 7-13. DAC_MARGIN_LOW Register														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	>	<		MARGIN_LOW[9:0] / MARGIN_LOW[7:0] – MSB Left aligned										2	K
	Х-	0h		R/W-device-specific										X-	00

#### Table 7-22. DAC\_MARGIN\_LOW Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	x	х	0h	Don't care
11:2	MARGIN_LOW[9:0] / MARGIN_LOW[7:0] – MSB Left aligned	R/W	Device- specific	Margin low code for DAC output. Data are in straight binary format and follows the format below: DACx3701-Q1: {MARGIN_LOW[[9:0]} DACx3701-Q1: {MARGIN_LOW[[7:0], X, X} X = Don't care bits Register bits 7:2 store the measured error of the dc impedance from the FB pin to ground with respect to the typical value, for external reference or internal reference with gains 1 × and 2 ×. This value is stored in the NVM. An overwrite to these NVM bits clears this information permanently. The error resolution is 1% and the measurement accuracy is ±2%.
1:0	x	Х	00	Don't care



## 7.6.8 PMBUS\_OPERATION Register (address = 01h) [reset = 0000h]

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		PMBL	JS_OPE	RATION_	CMD			X								
			R/ W	-00h						X-0	)0h					

#### Table 7-23. PMBUS\_OPERATION Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:8	PMBUS_OPERATION_CMD	R/W		PMBus operation commands 00h: Turn off 80h: Turn on A4h: Margin high, DAC output margins high to MARGIN_HIGH code (address 25h) 94h: Margin low, DAC output margins low to MARGIN_LOW code (address 26h)
7:0	x	Х	00h	Not applicable

### 7.6.9 PMBUS\_STATUS\_BYTE Register (address = 78h) [reset = 0000h]

#### Figure 7-15. PMBUS\_STATUS\_BYTE Register

15	15 14 13 12 11 10		9	8	7	6	5	4	3	2	1	0			
X						CML	Х		N/A						
X-00h						R/W-0	X-0	X-00h							

#### Table 7-24. PMBUS\_STATUS\_BYTE Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:10	x	X	00h	Don't care
9	CML	R/W	0	0: No communication Fault 1: PMBus communication fault for write with incorrect number of clocks, read before write command, invalid command address, and invalid or unsupported data value; reset this bit by writing 1.
8	x	X	0	Don't care
7:0	x	х	00h	Not applicable

#### 7.6.10 PMBUS\_VERSION Register (address = 98h) [reset = 2200h]

#### Figure 7-16. PMBUS\_VERSION Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PMBUS_VERSION								×							
R-22h											X-(	)0h			

#### Table 7-25. PMBUS\_VERSION Register Field Descriptions

Bit	Field		Reset	Description
15:8	PMBUS_VERSION	R	22h	PMBus version
7:0	x	х	00h	Not applicable



# **8 Application and Implementation**

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 8.1 Application Information

The DACx3701 are buffered, force-sense output, single-channel, DACs that include an NVM and internal reference and are available in a tiny 3-mm × 3-mm package. These DACs are designed for general-purpose applications in a wide range of end equipment. Some of the most common applications for these devices are power-supply margining and control, adaptive voltage scaling (AVS), *set-and-forget* LED biasing in automotive applications and mobile projectors, general-purpose function generation, medical alarm generation, and programmable comparator applications (such as smoke detectors, standalone PWM control loops, and offset and gain trimming in precision circuits).

## **8.2 Typical Applications**

This section explains the design details of two primary applications of DACx3701-Q1: power-supply margining and LED thermal foldback.

#### 8.2.1 Power-Supply Margining

A power-supply margining or scaling circuit is used to test and trim the output of a power converter. This example circuit is used to test a system by margining the power supplies, for adaptive voltage scaling, or to program a desired value at the output. Adjustable power supplies, such as LDOs and DC/DC converters provide a feedback or adjust input that is used to set the desired output. A precision voltage-output DAC is the best choice for controlling the power-supply output linearly. Figure 8-1 shows a control circuit for a switch-mode power supply (SMPS) using the DACx3701-Q1. Typical applications of power-supply margining are communications equipment, enterprise servers, test and measurement, automotive processor modules, and general-purpose power-supply modules.




Figure 8-1. Power-Supply Margining



#### 8.2.1.1 Design Requirements

- Power-supply nominal output: 3.3 V
- Reference voltage of the converter (V<sub>FB</sub>): 0.6 V
- Margin: ±10% (that is, 2.97 V to 3.63 V)
- DAC output range: 1.8 V
- Nominal current through R<sub>1</sub> and R<sub>2</sub>: 100 μA

#### 8.2.1.2 Detailed Design Procedure

The DACx3701-Q1 features a Hi-Z power-down mode that is set by default at power up, unless the device is programmed otherwise using the NVM. When the DAC output is at Hi-Z, the current through  $R_3$  is zero and the SMPS is set at the nominal output voltage of 3.3 V. To have the same nominal condition when the DAC powers up, bring up the device at the same output as  $V_{FB}$  (that is 0.6 V). This configuration makes sure there is no current through  $R_3$  even at power-up. Calculate  $R_1$  as  $(V_{OUT} - V_{FB}) / 100 \ \mu A = 27 \ k\Omega$ .

To achieve ±10% margin-high and margin-low conditions, the DAC must sink or source additional current through  $R_1$ . Calculate the current from the DAC ( $I_{MARGIN}$ ) using Equation 7 as 12  $\mu$ A.

$$I_{MARGIN} = \left(\frac{V_{OUT} \times (1 + MARGIN) - V_{FB}}{R_1}\right) - I_{NOMINAL}$$
(7)

where

- I<sub>MARGIN</sub> is the margin current sourced or sunk from the DAC.
- MARGIN is the percentage margin value divided by 100.
- $I_{NOMINAL}$  is the nominal current through  $R_1$  and  $R_2$ .

To calculate the value of R<sub>3</sub>, first decide the DAC output range, and make sure to avoid the codes near zero-scale and full-scale for safe operation in the linear region. A DAC output of 20 mV is a safe consideration as the minimum output, and (1.8 V - 0.6 V - 20 mV = 1.18 V) as the maximum output. When the DAC output is at 20 mV, the power supply goes to margin high, and when the DAC output is at 1.18 V, the power supply goes to margin low. Calculate the value of R<sub>3</sub> using Equation 8 as 48.3 k $\Omega$ . Choose a standard resistor value and adjust the DAC outputs. Choosing R<sub>3</sub> = 47 k $\Omega$  makes the DAC margin high code as 1.164 V and the DAC margin low code as 36 mV.

$$R_3 = \frac{|V_{DAC} - V_{FB}|}{I_{MARGIN}}$$
(8)

The DACx3701-Q1 have a slew rate feature that is used to toggle between margin high, margin low, and nominal outputs with a defined slew rate. See the Table 7-17 for the slew rate setting details.

#### Note


The MARGIN HIGH register value in DACx3701-Q1 results in the MARGIN LOW value at the power supply output. Similarly, the MARGIN LOW register value in DACx3701-Q1 results in the MARGIN HIGH value at the power-supply output.



The pseudocode for getting started with a power-supply control application is as follows:

//SYNTAX: WRITE <REGISTER NAME (Hex code)>, <MSB DATA>, <LSB DATA> //Write DAC code (12-bit aligned) for nominal output //For a 1.8-V output range, the 10-bit hex code for 0.6 V is 0x0155. //with 12-bit alignment, the hex code is 0x0554 //WRITE DAC\_DATA(0x21), 0x05, 0x54 //Write DAC code (12-bit aligned) for margin-low output at the power supply //For a 1.8-V output range, the 10-bit hex code for 1.164 v is 0x0296.
//With 12-bit alignment, the hex code is 0x0A58 //WRITE DAC\_MARGIN\_HIGH(0x25), 0x0A, 0x58
//Write DAC code (12-bit aligned) for margin-high output at the power supply
//For a 1.8-V output range, the 10-bit hex code for 36 mV is 0x14. //with 12-bit alignment, the hex code is 0x50
wRITE DAC\_MARGIN\_LOW(0x26), 0x00, 0x50 //Power-up the device with enable internal reference with 1.5x output span. //This configuration outputs the nominal voltage (0.6 V) //CODE\_STEP: 2 LSB, SLEW\_RATE: 25.6 µs WRITE GENERAL\_CONFIG(0xD1), 0x12, 0x14 //Trigger margin-low output at the power supply WRITE TRIGGER (0xD3), 0x00, 0x80 //Trigger margin-high output at the power supply WRITE TRIGGER(0xD3), 0x00, 0x40 //Write back DAC code (12-bit aligned) for nominal output WRITE DAC\_DATA(0x21), 0x05, 0x54

#### 8.2.1.3 Application Curves





#### 8.2.2 LED Thermal Foldback

The reliability of LED lights is inversely proportional to the operating temperature. Most LED lighting designs implement a heat sink for thermal management. However, to improve the life of the LEDs, an active thermal-foldback loop is needed to avoid over-design of the thermal management components. The daytime running light (DRL) in automotive lighting remains always on and is exposed to sunlight during daytime. Thermal foldback is a necessity in DRLs to maximize the LED life. DACx3701-Q1 provides a thermal-foldback loop using the force-sense output of the DAC. Figure 8-4 shows a simplified circuit diagram of the LED thermal foldback.




Figure 8-4. LED Thermal Foldback

### 8.2.2.1 Design Requirements

- LED supply voltage: 12 V
- DAC supply voltage: 5 V
- Temperature range: -20°C to +105°C
- Foldback point: 30°C
- Cut-off temperature: 105°C
- Output type: PWM
- PWM frequency: approximately 200 Hz

## 8.2.2.2 Detailed Design Procedure

Choose a 5-V Zener diode of less than 50  $\mu$ A of reverse current. The DACx3701-Q1consumes a quiescent current of around 200  $\mu$ A. Assume the load current of the DAC to be maximum 500  $\mu$ A. Thus, the total current needed for the DAC and the Zener diode is 750  $\mu$ A. Considering a 2 × derating factor, design the circuit for 1.5 mA. Hence, the value of the current limiting resistor R<sub>Z</sub> is (12 V – 5 V) / 1.5 mA = 4.7 k $\Omega$ . The worst-case power dissipation across the Zener diode is (5 V × 1.5 mA) = 7.5 mW. Any standard Zener diode can be used with this power rating.

Choose a negative temperature coefficient (NTC) thermistor with nominal resistance of 10 k $\Omega$  at 25°C. At the foldback point of 30°C, the resistance of the NTC, R<sub>NTC</sub> is approximately 7 k $\Omega$ . At 105°C, the resistance of the NTC is approximately 800  $\Omega$ . Choose the value of R after simulating the linearity plot along with the correct NTC part number. For the sake of calculation, take R as 5 k $\Omega$ . In this case, V<sub>FB</sub> is 2.08 V at 25°C (R<sub>NTC</sub> = 7 k $\Omega$ ). For 10-bit resolution and a full-scale output of 5 V, 2.08 V corresponds to the DAC code (2.08 × 1024 / 5) = 426. Similarly, the LED must be cut off at 105°C, which refers to an R<sub>NTC</sub> of 800  $\Omega$  and a corresponding V<sub>FB</sub> of 4.31 V, or the DAC code 883. Thus, the margin-high value is 883, or 0x373, and the margin-low value is 426, or 0x1AA.

Configure the FUNC\_CONFIG bits to 00b in the GENERAL\_CONFIG register to select triangular waveform. Use Equation 5 for calculating the frequency of the triangular waveform. By choosing a CODE\_STEP of 6 LSB and SLEW\_RATE of (25.6  $\mu$ s × 1.25), the frequency of the triangular waveform is 205 Hz.



For voltage output, use an RC filter as shown in Figure 8-4. The resistor divider comprised of R1, R2, and R3 define the voltage below the foldback temperature. This voltage divider is useful in case the maximum LED current is set below the 100% value.

#### 8.2.2.3 Application Curves




Figure 8-5. LED Thermal Foldback

# 8.3 Power Supply Recommendations

The DACx3701-Q1 family of devices does not require specific supply sequencing. These devices require a single power supply,  $V_{DD}$ . Use a 0.1- $\mu$ F decoupling capacitor for the  $V_{DD}$  pin. Use a bypass capacitor with a value approximately 1.5  $\mu$ F for the CAP pin.

## 8.4 Layout

#### 8.4.1 Layout Guidelines

The DACx3701-Q1 pin configuration separates the analog, digital, and power pins for an optimized layout. For signal integrity, separate the digital and analog traces, and place decoupling capacitors close to the device pins.

#### 8.4.2 Layout Example

Figure 8-6 shows an example layout drawing with decoupling capacitors and pullup resistors.




Figure 8-6. Layout Example



# 9 Device and Documentation Support

### 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation see the following:

Texas, Instruments DAC53701EVM user's guide

### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

PMBus<sup>™</sup> is a trademark of SMIF, Inc.

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
DAC43701DSGRQ1	Active	Production	WSON (DSG)   8	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	47Q1
DAC53701DSGRQ1	Active	Production	WSON (DSG)   8	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	57Q1

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF DAC43701-Q1, DAC53701-Q1 :

• Catalog : DAC43701, DAC53701



NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



Texas

www.ti.com

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC43701DSGRQ1	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
DAC53701DSGRQ1	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

30-Oct-2023



\*All dimensions are nominal

Device	vice Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
DAC43701DSGRQ1	WSON	DSG	8	3000	210.0	185.0	35.0	
DAC53701DSGRQ1	WSON	DSG	8	3000	210.0	185.0	35.0	

# DSG 8

2 x 2, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# DSG0008A



# **PACKAGE OUTLINE**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# DSG0008A

# **EXAMPLE BOARD LAYOUT**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# DSG0008A

# **EXAMPLE STENCIL DESIGN**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated