TI Designs High Speed: Verified Design Measuring Bit Errors in the Output Word of an A/D Converter



TI Designs High Speed

TI Designs High Speed designs are analog solutions created by TI's analog experts. Verified Designs offer the theory, part selection, simulation, complete PCB schematic & layout, bill of materials, and measured performance of useful circuits. Circuit modifications that help to meet alternate design goals are also discussed.

Design Resources


Source code is available by request through the High Speed Data Converter E2E forum.

High Speed Data Converters Forum

Design Overview

For applications where there are bit errors and resulting sample errors (also called sparkle codes, word errors, or code errors), the ability to measure the Error rates caused by these bit errors is important. This application note proposes a method to accurately measure these errors over an indefinite time and provides an example of how this measurement can be done using a simple FPGA platform. Code is available for the two examples described in the application note.







An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.

Bluetooth is a registered trademark of Bluetooth SIG, Inc.. LatticeECP3 is a trademark of Lattice Semiconductor Corporation. All other trademarks are the property of their respective owners.



1 Measuring Bit Errors in the Output Word of an A/D Converter

Words don't always come out of an ADC the right way.

Some bit errors in the output words of an analog-to-digital converter (ADC), such as those due to comparator metastability (sparkle codes) [1] and low frequency flicker noise, occur over a large number of ADC output words. These are not always captured in common performance metrics such as signal-to-noise ratio (SNR) or effective number of bits (ENOB), which relies on spectral analysis of a limited number of the output words over a short time interval.

The complex computations involved in Fast Fourier Transform (FFT) algorithms used in spectral analysis [2] and the large memory size required to store data, makes this method impractical for BER analysis because of the long observation window required. Expected error rates for applications such as *Bluetooth*®, WLAN, and instrumentation are depicted in Figure 1. [1]

One common method is to detect and count bit errors by comparing two successive words (or samples) out of an ADC. Because the sampling frequency and input signal are carefully chosen to ensure that there is less than one least-significant bit (LSB) change between successive samples, a bit error is detected if this difference is greater than an LSB.

In this application note, a means to continuously monitor and log bit errors by comparing samples in successive frames of the output codes of an ADC output codes is discussed. Implementation results using LatticeECP3TM FPGA on a TSW1405 data capture card [3] and Tl's ADS5402 [4] and ADS4249 [5] ADCs are given. The application note also briefly discusses coherent sampling and the confidence level of a BER measurement.




Figure 1. BER Requirements of Some Common Applications

2 Confidence Level of a BER Measurement

Bit-error rate is the ratio of the number of erroneous bits observed to the total number of bits in a bit stream. When applied to ADCs, the bit-error rate measures the number of erroneous samples expected at the output within a given time interval. Because the occurrence of bit errors is a random process, a large number of samples must be observed over a long period (ideally infinite) to accurately determine the error rate. However, in a real world measurement, the number of observable samples is limited by finite test time. Thus, the actual value for the BER cannot be determined with 100% certainty.

The confidence level (CL) gives the probability that a measured BER value is less than or equal to the actual BER value if the bits where observed over an infinite time. The CL is related to the number of bits that are transmitted (or received) through a system without any errors (n) and the actual value of the BER if the bit stream is observed for an infinite time (p) by Equation 1 [6]:

$$n = \frac{\ln(1 - CL)}{p} \tag{1}$$



Thus, to determine if the BER of a system is less than p at a confidence level of CL, it should be possible to transmit (or receive) at least n total bits through the system without any error. As an example, to determine if the actual BER value is less than 10^{-10} (p) with a 95% certainty (CL), the total number of bits to transmit without errors (n) evaluates to 2.996 × 10^{10} bits (from Equation 1). For a 14-bit ADC running at 100 MSPS, this means that the ADC should be able to run for approximately 22 seconds without any bit error (or sample error).

3 Concept of ADC BER Estimation

A continuous time signal is generally represented by Equation 2.

$$y = \sin(2\pi f_i, t) \tag{2}$$

When the continuous time signal in Equation 2, with a frequency $f_{\rm in}$ is sampled at a rate $f_{\rm s}$, the duration of sampling is related to the number of cycles ($N_{\rm cycle}$) of the continuous signal and the number of samples (N) by Equation 3:

Sampling time
$$=\frac{N}{f_s}=\frac{N_{cycle}}{f_{in}}$$
 (3)

If the number of cycles of the continuous time signal (N_{cycle}) is a positive integer, then the frequency pair f_{in} and f_{s} are coherent frequencies. Coherency ensures that every group of N_{cycle} cycles of the continuous signal has exactly N discrete samples and every group of N discrete samples is the same ($[y_{0}, y_{1}...y_{N-1}] = [y_{Nm}, y_{Nm+1}...y_{Nm-1}]$, m is a positive integer)

The resulting discrete time signal obtained after sampling is given by Equation 4.

$$y(n) = \sin\left(2\pi \frac{f_{in}}{f_{s}}n\right) = \sin\left(2\pi \frac{N_{cycle}}{N}n\right)$$

$$n = \mathbb{Z}^{+} \text{ (positive integer)}$$
(4)

The least value of n after which the discrete samples start repeating is the period of the discrete signal. From Equation 4, when N_{cycle} is a prime number, the discrete signal y(n) will only start repeating when n equals to N. Consequently, from Equation 3, if f_{in} , f_{s} , and N are chosen to ensure that N_{cycle} is a prime integer, then the resulting discrete time signal is ensured to have N unique discrete samples.

As shown conceptually in Figure 2, all the N unique output words (or samples) in one period of the discrete time signal from an m-bits ADC are captured and stored in a buffer of size $m \times N$. These samples are then compared with the next N samples out of the ADC. If the sampling frequency and input signal frequency are coherent and the number of the continuous time signal cycles after N discrete time samples is a prime number, then sample numbers n and n + N are equal if there are no bit errors. However, if there are bit errors in the ADC's output codes, the difference between these two samples is non-zero. The magnitude of this difference depends on the error bit position. Thus any non-zero value resulting from subtracting the corresponding samples n and n + N is flagged as a bit error. The magnitude of the error is compared with a threshold value to determine the bit position where the error is located and then counted by an error counter.



3.1 Double Counting

Every ADC output word is compared twice; once with the corresponding sample in the frame before it and also with the corresponding sample in the frame after it. To avoid counting word errors twice, the output of the error counter is divided by 2.




Figure 2. Conceptual Diagram of Module used to Detect and Count ADC Word Errors

The value of N (or the frame size) must be chosen to ensure that all the ADCs output codes are tested for bit errors. This requires that the total number of samples in a period (N) of the discrete time signal must be at least equal to 2^{ADC} resolution.

3.2 Implementation

The module shown in Figure 3 detects and counts the bit errors in the output of the ADC. The module consists of an interface block to receive data from the ADC, a double-clock FIFO (dclk FIFO), single-clock FIFO (sclk FIFO), a subtractor and an error counter. Data is represented in 2's complement format.




Figure 3. Module for Measuring Word Errors of an ADC






Figure 4. Timing Behavior for First 64k Samples Before the Full Flag of sclk FIFO is Asserted




Figure 5. Timing Behavior After First 64k Samples When the Full Flag of sclk FIFO is Asserted



The interface block receives data coming in from the ADC. This data is either double data rate (DDR) or single data rate (SDR). All the major FPGA vendors include this module as part of their IP library. For implementation on a LatticeECP3 FPGA, use the IDDRX2D1 primitive when interfacing to a DDR ADC.

The module after the interface block extends the sign bit (or MSB) of the m-bit two's complement data from the ADC into a 16-bit word (if m < 16). The module also concatenates two consecutive samples into one 32-bit word for the dclk FIFO.

The dclk FIFO block accumulates up to 8 samples of the ADC, each 16-bits wide, and outputs 128-bit wide data at 1/8th the input clock speed. This enables the logic following this block to run at a lower speed.

The sclk FIFO block holds one frame of samples from the ADC (up to 64k, 16-bit wide samples on a LatticeECP3 FPGA). Anytime a sample, n (n is any positive integer), is available at the input of this block, the sample n mod 64k inside the FIFO is popped out and the sample, n, is written to the end of the FIFO. After this block is reset at startup, the FIFO starts filling with data on the positive edge of clock Fs / 4 when the write enable (w) signal is high. Because w toggles at a rate of Fs / 8, data is effectively written at this rate until the FIFO fills up and the full flag is asserted. Upon assertion of the full flag, the FIFO read operation is enabled and the first ADC word that was written into the FIFO is popped to the output port (Q). Following the read operation, the full flag is de-asserted just in time for the first word of the next period of 64k samples to be written to the end of the FIFO at the next rising edge of the write clock. Timing diagrams for these signals are found in Figure 4 and Figure 5.

The subtractor block is an asynchronous block that computes the absolute value of the difference between the current sample available at the input of the sclk FIFO and the corresponding sample from the previous frame popped out of the FIFO. The subtractor block enables (sub_en) at the first rising edge of the full flag of sclk FIFO (after it is filled with the first 64k samples from the ADC). The output of this block is always zero if there are no bit errors and the input signal and sample clock frequencies to the ADC are coherent. If there are bit errors, the magnitude of the output depends on the bit position of the error.

The error counter counts the data at the output of the subtractor block that are greater than or equal to a specified threshold value. Data at the output of the subtractor block is latched into the error counter block at a rate of Fs / 8 and the threshold value is subtracted from it. If the difference is negative then the threshold value is greater than the latched data and vice versa. For 2's complement data, the MSB is 1 for negative numbers and 0 for non-negative numbers. Consequently, the counter is incremented by the inverse of the MSB.

3.3 Measured Results

This section describes results from measurements with TI's ADS4249 and ADS5402 ADCs.

3.3.1 ADS4249

Measured results for the ADS4249, a 2-channel, DDR, 14-bit, 250-MSPS ADC are given below. Measurements were carried out over 24 hours at a sample rate of 245.76 MHz and input signal level of –1 dBFs. An appropriate coherent frequency for the input signal was chosen as follows:

minimum frame size (
$$N$$
) = $2^{ADC \text{ resolution}}$ = 2^{14} ADC words

Because a LatticeECP3 FPGA holds up to 2¹⁶ of 16-bit words in the internal FIFO, the frame size is set to 2¹⁵ for each channel.

Desired Input frequency (f_{in}) =15.5 MHz

Sample rate
$$(f_s) = 245.76 \text{ MHz}$$

Number of cycles
$$\left(N_{\text{cycle}}\right) = \frac{Nf_{\text{in}}}{f_{\text{s}}}$$

Number of cycles
$$(N_{cycle}) = \frac{2^{15} (15.5M)}{245.76M} = 2066.6667$$

N_{cycle} is set to 2069, the prime number nearest 2066.6667

Coherent frequency =
$$\frac{2069 (245.76 \text{M})}{2^{15}}$$
 = 15.5175 MHz



Thus, the frequency of the input signal is set to 15.5175 MHz for a sampling clock frequency of 245.76 MHz. This frequency pair ensures that the samples of the discrete signal only repeats after every 2¹⁵ samples or after every 2069 cycles of the input signal.

Also threshold values are set at 32, 64, 128, and 512 to determine the magnitude of the errors at the ADC output. Based on these threshold values, the distribution of the error magnitudes after 24 hours of measurements is shown in Figure 6.




Figure 6. Measured Word Errors for ADS4249 ADC Over 24 Hours (hrs)

After 24 hours of measurement:

Total ADC words (in 24 hrs) =
$$245.76 \times 10^6 (24 \times 60 \times 60) = 21.2337 \times 10^{12}$$

Thus, out of the 21.2337 \times 10¹² words out of the ADC, 23 were erroneous and the distribution of the magnitude of the errors is as follows:

 $32 \le \text{error magnitude} < 64 = 15$ $64 \le \text{error magnitude} < 128 = 6$ $128 \le \text{error magnitude} < 512 = 1$ $128 \le \text{error magnitude} \ge 512 = 0$

3.3.1.1 BER Estimate for ADS4249 at 95% Confidence Level

A 95% cofidence level (*CL*) means that if the BER measurements are repeated multiple times, 95% gives results that are either equal to or better than the result presented here.

From Equation 1:

$$n = \frac{ln(1-CL)}{n}$$

Because no bit errors are observed above 10 LSBs (or error magnitude greater than 512):

$$p = -\frac{In(1-CL)}{n} = \frac{In(1-0.95)}{21.2337 \times 10^{12}} = 141.08 \times 10^{-15}$$

Consequently, if these measurements are repeated 100 times for ADS4249, 95 times out of the 100 times gives a BER value that is either equal to or less than 141.08×10^{-15} for bits greater than or equal to 10 LSBs.

3.3.2 ADS5402

Measured results for the ADS5402, a 2-channel, DDR, 12-bit, 800-MSPS ADC are given below. Measurements were carried out over 48 hours at a sample rate of 737.28 MHz and input level of -1 dBFs. An appropriate coherent frequency for the input signal was chosen as follows:

minimum frame size $(N) = 2^{ADC \text{ resolution}} = 2^{12} \text{ ADC words}$

Because the total available memory on the LatticeECP3 FPGA is 2^{16} of 16-bit words and the device has two channels, the frame size is set to 2^{15} for each channel.



Desired Input frequency $(f_{in}) = 15.5 \text{ MHz}$

Sample rate $(f_s) = 737.28 \text{ MHz}$

Number of cycles
$$\left(N_{\text{cycle}}\right) = \frac{2^{15} \left(15.5\text{M}\right)}{737.28\text{M}} = 688.8889$$

 N_{cycle} is set to 691, the prime number nearest 688.8889

Coherent frequency =
$$\frac{691 (737.28 \text{M})}{2^{15}}$$
 = 15.5475 MHz

Thus, the frequency of the input signal is set to 15.5475 MHz for a sampling clock frequency of 737.28 MHz. This frequency pair ensures that the samples of the discrete signal only repeats after every 215 samples or after every 691 cycles of the input signal.

Also, threshold values are set at 16, 32, and 64 to determine the magnitude of the errors at the ADC output. Based on these threshold values, the distribution of the error magnitudes after 48 hours of measurements is shown in Figure 7.




Figure 7. Measured Word Errors for ADS5402 ADC Over 48 Hours (hrs)

After 48 hours of measurement:

Total ADC words (in 48 hrs) =
$$737.28 \times 10^6 (48 \times 60 \times 60) = 127 \times 10^{12}$$

Thus, of the 127×10^{12} words out of the ADC, 37 were erroneous and the distribution of the magnitude of the errors is as follows:

16 ≤ error magnitude < 32 = 3732 ≤ error magnitude < 64 = 0error magnitude ≥ 64 = 0

3.3.2.1 BER Estimate for ADS5402 at 95% Confidence Level

From Equation 1:

$$n = \frac{\ln(1 - CL)}{p}.$$

Because no bit errors are observed above 6 LSBs (or error magnitude greater than 32):

$$p = -\frac{In(1-CL)}{n} = \frac{In(1-0.95)}{127 \times 10^{12}} = 23.588 \times 10^{-15}$$

Consequently, if these measurements are repeated 100 times for ADS5402, 95 times out of the 100 gives a BER value that is either equal to or less than 23.588 $\times 10^{-15}$ for bits greater than or equal to 6 LSBs.



www.ti.com Conclusion

4 Conclusion

Because of the limitations in the sample size that can be used in spectral analysis, some of the bit errors in the output word of an ADC may not be captured in commonly used performance metrics such as SNR or ENOB. For such errors which occur over a large number of output samples, a means to continuously monitor the output of the ADC for errors is required. One such method, based on comparing output frames of the A/D converter was discussed and implemented in this application note. The results from such measurements can be used alongside FFT based metrics to properly quantify the performance of an ADC.

5 References

- 1. Shankar Gudahos, Paul J. Hurst, Stephen H. Lewis, *A Pipelined ADC with Metastability Error Rate* < 10⁻¹⁵ *Errors/Sample*, IEEE J. Solid-State Circuits, vol. 47, no. 9, pp. 2119-2128, Sep. 2012.
- 2. John G Proakis, Dimitris G. Manolakis, *Digital Signal Processing, Principles, Algorithms and Applications*, Prentice Hall Inc, 4th Edition, Ch 8, pg 522, 2007.
- 3. TSW1405 low-cost data capture card (www.ti.com/tool/tsw1405evm).
- 4. ADS5402 datasheet (SLAS936).
- 5. ADS4249 datasheet (SBAS534).
- 6. J. Redd, Calculating Statistical Confidence Levels for Error-Probability Estimates, Lightwave, pp. 110-114, April 2000.
- 7. LatticeECP3 High-Speed I/O Interface, Technical Note TN1180, Lattice Semiconductor, November 2012.

IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design. TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have *not* been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.